

MOS INTEGRATED CIRCUIT $\mu PD30121$

VR4121[™] 64-/32-BIT MICROPROCESSOR

DESCRIPTION

The μ PD30121 (VR4121) is one of NEC's VR SeriesTM RISC (Reduced Instruction Set Computer) microprocessors and is a high-performance 64-/32-bit microprocessor employing the MIPSTM RISC architecture.

The V_R4121 uses the high-performance, super power-saving V_R4120[™] as the CPU core, and has many peripheral functions such as a DMA controller, software modem interface, serial interface, keyboard interface, IrDA interface, touch panel interface, real-time clock, A/D converter, and D/A converter. Configured with these functions, the V_R4121 is suitable for high-speed battery-driven portable information systems. The external memory bus width can be selected from 32 bits and 16 bits, realizing high-speed data transfer.

Detailed function descriptions are provided in the following user's manual. Be sure to read it before designing.

VR4121 User's Manual (U13569E)

FEATURES

- · Employs 64-bit MIPS architecture
 - Conforms to MIPS III instruction set (deleting FPU, LL, LLD, SC, and SCD instructions)
 - · Optimized 6-stage pipeline
- · Supports MIPS16 instruction set
- Supports high-speed product-sum operation instructions
- Supports four types of operating modes, enabling more effective power-consumption management
- Internal maximum operating frequency: 131/168 MHz
- On-chip clock generator
- · Address space physical: 32 bits

virtual: 40 bits

Integrates 32 double entry TLBs

High-capacity instruction/data separated cache memories

. . . .

Instruction: 16 Kbytes Data: 8 Kbytes

APPLICATIONS

- Battery-driven portable information systems
- Embedded controllers, etc.

- Memory controller (ROM, EDO-type DRAM, synchronous DRAM (SDRAM), synchronous ROM (SROM), and flash memory supported)
- · Keyboard interface and touch panel interface
- 4-channel DMA controller
- Serial interface (NS16550 compatible)
- IrDA interface for infrared communication
- Software modem interface
- A/D and D/A converters to support digital voice I/O
- · Supports ISA bus subset
- Power supply voltage: VDD2 = 2.5 V (internal), VDD3 = 3.3 V (external) (131 MHz model)
- Package: 224-pin fine-pitch FBGA

ORDERING INFORMATION

Part Number	Package	Internal Maximum Operating Frequency			
μPD30121F1-131-GA1	224-pin plastic FBGA (16 × 16)	131 MHz			
μPD30121F1-168-GA1	224-pin plastic FBGA (16 \times 16)	168 MHz			


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



PIN CONFIGURATION

224-pin plastic FBGA (16 × 16)
 μPD30121F1-131-GA1
 μPD30121F1-168-GA1





Pin No.	Power Supply	Pin Name	Pin No.	Power Supply	Pin Name	Pin No.	Power Supply	Pin Name	
A1	3.3 V	V _{DD} 3	C15	3.3 V	RTS#/CLKSEL1	H15	3.3 V	GND3	
A2	3.3 V	SHB#	C16	3.3 V	GND3	H16	3.3 V	KPORT6	
A3	3.3 V	BUSCLK	C17	3.3 V	ILCSENSE	H17	3.3 V	KPORT4	
A4	3.3 V	HLDACK#	C18	3.3 V	AFERST#	H18	2.5 V	V _{DD} 2	
A5	3.3 V	IOCHRDY	D1	3.3 V	DATA5	J1	3.3 V	DATA20/GPIO20	
A6	3.3 V	MEMW#	D2	3.3 V	DATA3	J2	3.3 V	DATA17/GPIO17	
A7	3.3 V	ADD23	D3	3.3 V	DATA6	J3	3.3 V	DATA22/GPIO22	
A8	3.3 V	V _{DD} 3	D4	3.3 V	GND3	J4	3.3 V	DATA19/GPIO19	
A9	3.3 V	ADD18	D5	3.3 V	MEMCS16#	J15	3.3 V	KSCAN9/GPIO41	
A10	3.3 V	ADD15	D6	3.3 V	ADD25/SCLK	J16	3.3 V	V _{DD} 3	
A11	3.3 V	ADD8	D7	3.3 V	GND3	J17	2.5 V	GND2	
A12	3.3 V	ADD7	D8	3.3 V	ADD19	J18	3.3 V	KSCAN11/GPIO43	
A13	2.5 V	V _{DD} 2	D9	3.3 V	ADD16	K1	3.3 V	DATA23/GPIO23	
A14	3.3 V	DCD#/GPIO15	D10	3.3 V	ADD14	K2	3.3 V	DATA26/GPIO26	
A15	3.3 V	TXD/CLKSEL2	D11	3.3 V	V _{DD} 3	K3	3.3 V	DATA25/GPIO25	
A16	3.3 V	IRDOUT#	D12	3.3 V	GND3	K4	3.3 V	DATA21/GPIO21	
A17	3.3 V	IRING	D13	3.3 V	ADD4	K15	3.3 V	KSCAN7/GPIO39	
A18	3.3 V	V _{DD} 3	D14	3.3 V	CTS#	K16	3.3 V	KSCAN10/GPIO42	
B1	3.3 V	DATA1	D15	3.3 V	GND3	K17	3.3 V	KSCAN5/GPIO37	
B2	3.3 V	IOR#	D16	3.3 V	GND3	K18	3.3 V	KSCAN8/GPIO40	
В3	3.3 V	IOW#	D17	3.3 V	SDI	L1	3.3 V	DATA27/GPIO27	
B4	3.3 V	LEDOUT#	D18	3.3 V	SDO	L2	3.3 V	DATA31/GPIO31	
B5	3.3 V	FIRCLK	E1	3.3 V	DATA9	L3	3.3 V	DATA29/GPIO29	
B6	3.3 V	HLDRQ#	E2	3.3 V	DATA4	L4	3.3 V	DATA24/GPIO24	
B7	3.3 V	ZWS#	E3	3.3 V	DATA7	L15	3.3 V	KSCAN3/GPIO35	
B8	3.3 V	ADD24	E4	3.3 V	DATA10	L16	3.3 V	KSCAN6/GPIO38	
В9	3.3 V	ADD21	E15	3.3 V	OPD#	L17	3.3 V	KSCAN0/GPIO32	
B10	3.3 V	ADD12	E16	3.3 V	HSPSCLK	L18	3.3 V	KSCAN4/GPIO36	
B11	3.3 V	ADD6	E17	3.3 V	FS	M1	3.3 V	DATA30/GPIO30	
B12	2.5 V	GND2	E18	3.3 V	HC0	M2	3.3 V	V _{DD} 3	
B13	3.3 V	DSR#	F1	3.3 V	DATA13	M3	3.3 V	GND3	
B14	3.3 V	IRDIN	F2	3.3 V	DATA8	M4	3.3 V	DATA28/GPIO28	
B15	3.3 V	FIRDIN#/SEL	F3	3.3 V	DATA11	M15	3.3 V	KSCAN2/GPIO34	
B16	3.3 V	BATTINH/BATTINT#	F4	3.3 V	DATA14	M16	3.3 V	MIPS16EN	
B17	3.3 V	OFFHOOK	F15	3.3 V	KPORT3	M17	3.3 V	GND3	
B18	3.3 V	MUTE	F16	3.3 V	HSPMCLK	M18	3.3 V	KSCAN1/GPIO33	
C1	3.3 V	DATA2	F17	3.3 V	TELCON	N1	2.5 V	V _{DD} 2	
C2	3.3 V	DATA0	F18	3.3 V	KPORT1	N2	3.3 V	ADD3	
C3	3.3 V	SMODE2	G1	2.5 V	V _{DD} 2	N3	3.3 V	ADD10	
C4	3.3 V	CKE	G2	3.3 V	DATA12	N4	3.3 V	GND2	
C5	3.3 V	GND3	G3	3.3 V	DATA15	N15	3.3 V	GND3	
C6	3.3 V	IOCS16#	G4	3.3 V	GND3	N16	3.3 V	V _{DD} 3	
C7	3.3 V	MEMR#	G15	3.3 V	KPORT7	N17	2.5 V	V _{DD} P	
C8	3.3 V	ADD22	G16	3.3 V	KPORT2	N18	3.3 V	GND3	
C9	3.3 V	ADD20	G17	3.3 V	KPORT0	P1	3.3 V	ADD9	
C10	3.3 V	ADD17	G18	3.3 V	KPORT5	P2	3.3 V	ADD0	
C11	3.3 V	ADD13	H1	3.3 V	DATA16/GPIO16	P3	3.3 V	ADD2	
C12	3.3 V	ADD5	H2	2.5 V	GND2	P4	3.3 V	ADD11	
C13	3.3 V	RxD	H3	3.3 V	DATA18/GPIO18	P15	2.5 V	VDD2 (VDDPD)	
C14	3.3 V	DTR#/CLKSEL0	H4	3.3 V	V _{DD} 3	P16	2.5 V	GNDP	

Remark # indicates active low.

Pin No.	Power Supply	Pin Name	Pin No.	Power Supply	Pin Name	Pin No.	Power Supply	Pin Name
P17	3.3 V	CLKX2	T6	3.3 V	AV _{DD}	U13	3.3 V	GPIO9
P18	2.5 V	GND2 (GNDPD)	T7	3.3 V	LCAS#	U14	3.3 V	SYSDIR/GPIO6
R1	3.3 V	ADD1	T8	3.3 V	ROMCS2#	U15	3.3 V	SCAS#/GPIO5
R2	3.3 V	POWER	T9	3.3 V	RD#	U16	3.3 V	GPIO1
R3	3.3 V	GND3	T10	3.3 V	WR#	U17	3.3 V	GPIO2
R4	3.3 V	GND3	T11	3.3 V	DBUS32/GPIO48	U18	3.3 V	CGND
R5	3.3 V	AUDIOIN	T12	3.3 V	DDOUT/GPIO44	V1	3.3 V	V _{DD} 3
R6	3.3 V	DV _{DD}	T13	3.3 V	GPIO11	V2	3.3 V	PIUGND
R7	3.3 V	MRAS2#/ULCAS#	T14	3.3 V	GPIO8	V3	3.3 V	TPX0
R8	3.3 V	MRAS1#	T15	3.3 V	GND3	V4	3.3 V	TPY1
R9	3.3 V	ROMCS1#	T16	3.3 V	GND3	V5	3.3 V	ADIN2
R10	3.3 V	RSTOUT	T17	3.3 V	GPIO0	V6	3.3 V	AUDIOOUT
R11	3.3 V	GND3	T18	3.3 V	RTCX1	V7	3.3 V	MRAS3#/UUCAS#
R12	3.3 V	SMODE1/GPIO49	U1	3.3 V	MPOWER	V8	3.3 V	MRAS0#
R13	3.3 V	DDIN/GPIO45	U2	3.3 V	RTCRST#	V9	3.3 V	ROMCS0#
R14	3.3 V	GPIO12	U3	3.3 V	AGND	V10	3.3 V	V _{DD} 3
R15	3.3 V	GND3	U4	3.3 V	TPX1	V11	3.3 V	LCDCS#
R16	3.3 V	CVDD	U5	3.3 V	TPY0	V12	3.3 V	DCTS#/GPIO47
R17	3.3 V	RTCX2	U6	3.3 V	ADIN1	V13	3.3 V	GPIO14
R18	3.3 V	CLKX1	U7	3.3 V	DGND	V14	3.3 V	GPIO10
T1	3.3 V	POWERON	U8	3.3 V	UCAS#	V15	3.3 V	SPOWER/GPIO7
T2	3.3 V	RSTSW#	U9	3.3 V	ROMCS3#	V16	3.3 V	SRAS#/GPIO4
Т3	3.3 V	GND3	U10	3.3 V	LDCRDY	V17	3.3 V	GPIO3
T4	3.3 V	PIUV _{DD}	U11	3.3 V	DRTS#/GPIO46	V18	3.3 V	V _{DD} 3
T5	3.3 V	ADIN0	U12	3.3 V	GPIO13			

Remark # indicates active low.




PIN IDENTIFICATION


ADD (0:25):	Address Bus	LCDCS#:	LCD Chip Select
ADIN (0:2):	General Purpose Input for A/D	LCDRDY:	LCD Ready
AFERST#:	AFE Reset	LEDOUT#:	LED Output
AGND:	GND for A/D	MEMCS16#:	Memory Chip Select 16
AUDIOIN:	Audio Input	MEMR#:	Memory Read
AUDIOOUT:	Audio Output	MEMW#:	Memory Write
AVDD:	VDD for A/D	MIPS16EN:	MIPS16 Enable
BATTINH:	Battery Inhibit	MPOWER:	Main Power
BATTINT#:	Battery Interrupt Request	MRAS(0:3)#:	DRAM Row Address Strobe
BUSCLK:	System Bus Clock	MUTE:	Mute
CGND:	GND for Oscillator	OFFHOOK:	Off Hook
CKE:	Clock Enable	OPD#:	Output Power Down
CLKSEL (0:2):	Clock Select	PIUGND:	GND for Touch Panel Interface
CLKX1:	Clock X1	PIUV _{DD} :	VDD for Touch Panel Interface
CLKX2:	Clock X2	POWER:	Power Switch
CTS#:	Clear to Send	POWERON:	Power On State
CV _{DD} :	V _{DD} for Oscillator	RD#:	Read
DATA (0:31):	Data Bus	ROMCS(0:3)#:	ROM Chip Select
DBUS32:	Data Bus 32	RSTOUT:	System Bus Reset Output
DCD#:	Data Carrier Detect	RSTSW#:	Reset Switch
DCTS#:	Debug Serial Clear to Send	RTCRST#:	Real-time Clock Reset
DDIN:	Debug Serial Data Input	RTCX1:	Real-time Clock X1
DDOUT:	Debug Serial Data Output	RTCX2:	Real-time Clock X2
DGND:	GND for D/A	RTS#:	Request to Send
DRTS#:	Debug Serial Request to Send	RxD:	Receive Data
DSR#:	Data Set Ready	SCAS#:	Column Address Strobe for
DTR#:	Data Terminal Ready		SDRAM/SROM
DV _{DD} :	V _{DD} for D/A	SCLK:	SDRAM/SROM Clock
FIRCLK:	FIR Clock	SDI:	HSP Serial Data Input
FIRDIN#:	FIR Data Input	SDO:	HSP Serial Data Output
FS:	Frame Synchronization	SEL:	IrDA Module Select
GND2, GND3:	Ground	SHB#:	System Hi-Byte Enable
GNDP, GNDPD:	Ground for PLL	SMODE (1:2):	SDRAM Mode
GPIO (0:49):	General Purpose I/O	SPOWER:	SDRAM Power Control
HC0:	Hardware Control 0	SRAS#:	Row Address Strobe for
HLDACK#:	Hold Acknowledge		SDRAM/SROM
HLDRQ#:	Hold Request	SYSDIR:	System Bus Buffer Direction
HSPMCLK:	HSP Codec Master Clock	TELCON:	Telephone Control
HSPSCLK:	HSP Codec Serial Clock	TPX (0:1):	Touch Panel X I/O
ILCSENSE:	Input Loop Current Sensing	TPY (0:1):	Touch Panel Y I/O
IOCHRDY:	I/O Channel Ready	TxD:	Transmit Data
IOCS16#:	I/O Chip Select 16	UCAS#:	Upper Column Address Strobe
IOR#:	I/O Read	ULCAS#:	Lower Byte of Upper Column
IOW#:	I/O Write	OLO/ (O#.	Address Strobe
IRDIN:	IrDA Data Input	UUCAS#:	Upper Byte of Upper Column
IRDOUT#:	IrDA Data Input IrDA Data Output	300/ (Oπ.	Address Strobe
IRING:	Input Ring	VDD2, VDD3:	Power Supply Voltage
KPORT (0:7):	Key Code Data Input	VDDP, VDDPD:	Vod for PLL
KSCAN (0:11):	Key Scan Line	WR#:	Write
LCAS#:	Lower Column Address Strobe	ZWS#:	Zero Wait State
LUMU#.	Lower Column Address Strope	∠VVO#.	ZEIU Wali State

Remark # indicates active low.

INTERNAL BLOCK DIAGRAM AND EXAMPLE OF CONNECTION OF EXTERNAL BLOCKS



CPU CORE INTERNAL BLOCK DIAGRAM



CONTENTS

1.	PIN	FUNCTIONS	8
	1.1	Pin Functions	.8
	1.2	Pin Status in Specific Status	17
	1.3	Recommended Connection and I/O Circuit Types	21
	1.4	Pin I/O Circuits	24
2.	ELE	CTRICAL SPECIFICATIONS	25
3.	PAC	KAGE DRAWING	71
4.	REC	OMMENDED SOLERING CONDITIONS	72



1. PIN FUNCTIONS

Remark # indicates active low.

1.1 Pin Functions

(1) System bus interface signals

(1/3)

Signal	1/0	(1/3)
Signal	I/O	Function
ADD25/SCLK	0	This function differs depending on how the SMODE (1:2) signal is set. <when (1:2)="" signal="00" smode=""> This is a 25-bit address bus.</when>
		<when (1:2)="" 00="" signal="" smode="" ≠=""> This is the operating clock for SDRAM and SROM.</when>
ADD (0:24)	0	This is a 25-bit address bus. The V _R 4121 uses this to specify addresses for the SDRAM, SROM, DRAM, ROM, LCD, or system bus (ISA).
DATA (0:15)	I/O	This is a 16-bit data bus. The V_R4121 uses this to transmit and receive data with a SDRAM, SROM, DRAM, ROM, LCD, or system bus.
DATA (16:31)/ GPIO (16:31)	I/O	This function differs depending on how the DBUS32 signal is set. <when dbus32="" signal="1"> This is the high-order 16 bits of the 32-bit data bus. This bus is used for transmitting and receiving data between the VR4121 and the DRAM and ROM. <when dbus32="" signal="0"> This is a general-purpose I/O port.</when></when>
LCDCS#	0	This is the LCD chip select signal. This signal is active when the V _R 4121 is performing LCD access and high-speed system bus access using the ADD/DATA bus.
RD#	0	This is active when the V _R 4121 is reading data from the LCD, SDRAM, SROM, DRAM, or ROM.
WR#	0	This is active when the V _R 4121 is writing data to the LCD, SDRAM, or DRAM.
LCDRDY	I	This is the LCD ready signal. Set this signal as active when the LCD controller is ready to receive access from the VR4121.
ROMCS (2:3)#	0	The function differs with the setting of the DBUS32 signal. <when dbus32="" signal="1"> This becomes the chip select signal for the extended ROM, SROM, DRAM, or SDRAM. <when dbus32="" signal="0"> This is the ROM or SROM chip select signal.</when></when>
ROMCS (0:1)#	0	This is the ROM or SROM chip select signal.
CKE	0	This is the SDRAM or SROM clock enable signal. When using neither SDRAM nor SROM, connect to GND or leave open.
UUCAS#/ MRAS3#	0	This function differs depending on how the DBUS32 signal is set or types of memory to be accessed. <when dbus32="" signal="1"> When accessing DRAM (EDO type): This signal is active (UUCAS#) when a valid column address is output via the ADD bus during access of DATA (24:31) in the 32-bit data bus. When accessing SDRAM: This is the I/O buffer control signal (UUDQM#) that is used during access of DATA (24:31) signal in the 32 bit data bus. During 32-bit access of LCD/high-speed system memory: Byte enable signal that is used during access of DATA (24:31) signal. <when dbus32="" signal="0"> When accessing DRAM (EDO type): This is the DRAM's RAS signal (MRAS3#). This signal is active when a valid row address is output via the ADD bus for the DRAM connected to the high-order address. When accessing SDRAM: This is the SDRAM's chip select signal (CS3#). This signal is active when a command is issued for the SDRAM connected to the high-order address.</when></when>

(2/3)

Signal	I/O	Function
ULCAS#/ MRAS2#	0	This function differs depending on how the DBUS32 signal is set and type of memory being accessed. <when dbus32="" signal="1"> When accessing DRAM (EDO type): This signal is active (ULCAS#) when a valid column address is output via the ADD bus during access of DATA (16:23) signal in the 32-bit data bus. When accessing SRAM: This is the I/O buffer control signal (ULDQM#) that is used during access of DATA (16:23) signal in the 32-bit data bus. During 32-bit access of LCD/high-speed system memory: Byte enable signal that is used during access of DATA (16:23) signal. <when dbus32="" signal="0"> When accessing DRAM (EDO type): This is the DRAM's RAS signal (MRAS2#). This signal is active when a valid row address is output via the ADD bus for the DRAM connected to the next highest address after the highest high-order address. When accessing SDRAM: This is the SDRAM's chip select signal (CS2#). This signal is active when a command is issued for the SDRAM connected to the second highest high-order address.</when></when>
MRAS (0:1)#	0	This function differs depending on the type of memory being accessed. <when (edo="" accessing="" dram="" type)=""> This is the DRAM's RAS-only signal. <when accessing="" sdram=""> This is the SDRAM's chip select signal (CS (0:1)#).</when></when>
UCAS#	0	This function differs depending on the type of memory being accessed. <when (edo="" accessing="" dram="" type)=""> This is the DRAM's CAS signal. This signal is active when a valid column address is output via the ADD bus during access of DATA (8:15) signal in the DRAM. <when accessing="" sdram=""> This is the I/O buffer control signal (UDQM#) that is used during access of DATA (8:15) signal. <during 32-bit="" access="" high-speed="" lcd="" memory="" of="" system=""> This is the byte enable signal that is used during access of DATA (8:15) signal. This signal is active when a valid address is output via the ADD bus for access to DATA (8:15) signal when the size of the access bus to the LCD is 32 bits.</during></when></when>
LCAS#	0	This function differs depending on the type of memory being accessed. <when (edo="" accessing="" dram="" type)=""> This is the DRAM's CAS signal. This signal is active when a valid column address is output via the ADD bus during access of DATA (0:7) signal in the DRAM. <when accessing="" sdram=""> This is the I/O buffer control signal (LDQM#) that is used during access of DATA (0:7) signal. < During 32-bit access of LCD/high-speed system memory > This is the byte enable signal that is used during access of DATA (0:7) signal.</when></when>
BUSCLK	0	This is the system bus clock. It is used to output the clock that is supplied to the controller on the system bus. Its frequency is determined based on the status of the CLKSEL (0:2) signal. Ordinarily, the frequency is 1/4 of the TClock frequency. (See (5) RS-232C interface signals). The frequency can be changed via the PMU register settings.
SHB#	0	This is the system bus high-byte enable signal. During 16-bit system bus access, this signal is active when the high-order byte is valid on the data bus.
IOR#	0	This is the system bus I/O read signal. It is active when the V _R 4121 accesses the system bus to read data from an I/O port.
IOW#	0	This is the system bus I/O write signal. It is active when the V _R 4121 accesses the system bus to write data to an I/O port.
MEMR#	0	This is the system bus memory read signal. It is active when the V _R 4121 accesses the system bus to read data from memory.
MEMW#	0	This is the system bus memory write signal. It is active when the V _R 4121 accesses the system bus to write data to memory.
ZWS#	I	This is the system bus zero wait state signal. Set this signal as active to enable the controller on the system bus to be accessed by the V _R 4121 without a wait interval.

(3/3)

Signal	I/O	Function
RSTOUT	0	This is the system bus reset signal. It is active when the V _R 4121 resets the system bus controller (during bus timeout, manipulation of BCUCNTREG1 register, and power-down mode).
MEMCS16#	I	This is a dynamic bus sizing request signal. Set this signal as active when system bus memory accesses data in 16-bit width. This signal is invalid when 32-bit width is selected using LCD/high-speed system bus.
IOCS16#	I	This is a dynamic bus sizing request signal. Set this signal as active when system bus I/O accesses data in 16-bit width. This signal is invalid when 32-bit width is selected using LCD/high-speed system bus.
IOCHRDY	I	This is the system bus ready signal. Set this signal as active when the system bus controller is ready to be accessed by the V _R 4121.
HLDRQ#	ı	This is a hold request signal for the system bus and DRAM bus that is sent from an external bus master.
HLDACK#	0	This is a hold acknowledge signal for the system bus and DRAM bus that is sent to an external bus master.
SRAS#/GPIO4	I/O	This function differs depending on the type of memory being accessed.
		<when (edo="" accessing="" dram="" type)=""> This is a general-purpose I/O port.</when>
		<when accessing="" sdram=""> This is the RAS signal for SDRAM and SROM only.</when>
SCAS#/GPIO5	I/O	This function differs depending on the type of memory being accessed.
		<when (edo="" accessing="" dram="" type)=""> This is a general-purpose I/O port.</when>
		<when accessing="" sdram=""> This is the CAS signal for SDRAM and SROM only.</when>
SYSDIR/GPI06	I/O	This function differs depending on the type of memory being accessed.
		<when (edo="" accessing="" dram="" type)=""> This is a general-purpose I/O port.</when>
		- When accessing SDRAM>
		This is the direction control signal for the buffer used to reduce the DATA bus's load.
SPOWER/	I/O	This function differs depending on the type of memory being accessed.
GPIO7		<when (edo="" accessing="" dram="" type)=""> This is a general-purpose I/O port.</when>
		<when accessing="" sdram=""> This is the SDRAM's power supply control signal.</when>

(2) Clock interface signals

Signal	I/O	Function
RTCX1	Ι	This is the 32.768-kHz oscillator's input pin. It is connected to one side of a crystal resonator.
RTCX2	0	This is the 32.768-kHz oscillator's output pin. It is connected to one side of a crystal resonator.
CLKX1	Ι	This is the 18.432-MHz oscillator's input pin. It is connected to one side of a crystal resonator.
CLKX2	0	This is the 18.432-MHz oscillator's output pin. It is connected to one side of a crystal resonator.
FIRCLK	I	This is the 48-MHz clock input pin. Fix this at high level when FIR is not used.



(3) Battery monitor interface signals

Signal	I/O	Function					
BATTINH/	1	This function differs depending on how the MPOWER signal is set.					
BATTINT#		<when mpower="" signal="0"></when>					
		BATTINH function					
		This signal enables/prohibits activation due to power-on.					
		1 : Enable activation					
		0 : Prohibit activation					
		<when mpower="" signal="1"></when>					
		BATTINT# function					
		This is an interrupt signal that is output when remaining power is low during normal operations. The external agent checks the remaining battery power. Activate the signal at this pin if voltage sufficient for operations cannot be supplied.					

(4) Initialization interface signals

Signal	I/O	Function					
MPOWER	0	This signal indicates the V _R 4121 is operating. This signal is inactive during Hibernate mode.					
POWERON	0	This signal indicates the V _R 4121 is ready to operate. It becomes active when a power-on factor is detected and becomes inactive when the BATTINH/BATTINT# signal check operation is completed.					
POWER	- 1	This is a V _R 4121 activation signal.					
RSTSW#	- 1	This is a V _R 4121 reset signal.					
RTCRST#	I	This signal resets RTC. When power is first supplied to a device, the external agent must assert the signal at this pin for about 2 s.					



(5) RS-232C interface signals

Signal	I/O		Function							
RxD	1	This is a rec	This is a receive data signal. It is used when the RS-232C controller sends serial data to the VR4121.							
CTS#	ı		This is a transmit enable signal. Assert this signal when the RS-232C controller is ready to receive transmission of serial data.							
DCD#/ GPIO15	I	used when d	This is a carrier detection signal. Assert this signal when valid serial data is being received. It is also used when detecting a power-on factor for the V _R 4121. When this pin is not used for DCD# signal, this pin can be used as an interrupt detection function for the GIU unit.							
DSR#	I		ata set ready sig smit serial data b		_		ontroller is ready	to		
TxD/	I/O	This function	n differs dependi	ng on the opera	ating status.					
CLKSEL2, RTS#/ CLKSEL1, DTR#/ CLKSEL0		Signals u TxD si This is	 CDuring normal operation (output)> Signals used for serial communication TxD signal: This is a transmit data signal. It is used when the VR4121 sends serial data to the RS-232C controller. 							
		This is data fr DTR#	RTS# signal: This is a transmit request signal. This signal is asserted when the V _R 4121 is ready to receive serial data from the RS-232C controller. DTR# signal: This is a terminal equipment ready signal. This signal is asserted when the V _R 4121 is ready to							
		Signals (frequenc changes	reset (input)> CLKSEL (2:0) sign y, and internal but from low level to ionships between	us clock freque high level.	ncy. These si	gnals are samp	led when the RT	=		
		CLKSEL (2:0) signal	CPU core operation frequency (PClock)	SDRAM/SROM BUSCLK BUSCLK Interrupt operation frequency signal signal control (VTClock) frequency requency clock (When (When 1/4 frequency TClock of TClock) (MasterOut)						
				MIN.	MAX.	output)				
		111 ^{Note 1} 110 ^{Note 2}	RFU 168.5 MHz	RFU 28.1 MHz	RFU 56.2 MHz	RFU 28.1 MHz	RFU 7.0 MHz	RFU 7.0 MHz		
		101 ^{Note 2}	147.5 MHz	29.5 MHz	59.0 MHz	29.5 MHz	7.4 MHz	7.4 MHz		
		100	131.1 MHz	32.8 MHz	65.5 MHz	32.8 MHz	8.2 MHz	8.2 MHz		
		011	118.0 MHz	29.5 MHz	59.0 MHz	29.5 MHz	7.4 MHz	7.4 MHz		
		010	98.3 MHz	32.8 MHz	65.5 MHz	32.8 MHz	8.2 MHz	8.2 MHz		
		001	90.7 MHz	30.2 MHz	60.5 MHz	30.2 MHz	7.6 MHz	7.6 MHz		
		000	78.6 MHz	26.2 MHz	52.4 MHz	26.2 MHz	6.6 MHz	6.6 MHz		

Notes 1. Do not set CLKSEL (2:0) = 111.

2. The settings CLKSEL (2:0) = 110 and 101 are only guaranteed for the 168 MHz model. Do not apply these settings to the 131 MHz model.



(6) IrDA interface signals

Signal	I/O	Function
IRDIN	I	This is an IrDA serial data input signal. It is used when the V _R 4121 sends serial data to the IrDA controller, for both FIR and SIR. If the IrDA controller used is an HP product, however, this signal should be used for only SIR.
FIRDIN#/SEL	I/O	This function differs according to the IrDA controller used. <hp's controller=""> FIRDIN#: It is an FIR receive data input signal. <temic's controller=""> SEL: It is an output port for external FIR/SIR switching. <sharp's controller=""> Use is prohibited.</sharp's></temic's></hp's>
IRDOUT#	0	This is the IrDA serial data output signal. It is used when the IrDA controller sends serial data from the V _R 4121.

(7) Debug serial interface signals

Signal	I/O	Function
DDOUT/ GPIO44	0	This is the debug serial data output signal. It is used when the VR4121 sends serial data to an external debug serial controller. When this pin is not used for the DDOUT signal, it can be used as a general-purpose output port.
DDIN/ GPIO45	I/O	This is the debug serial data input signal. It is used when an external debug serial data controller sends serial data to the VR4121. When this pin is not used for the DDIN signal, it can be used as a general-purpose output port.
DRTS#/ GPIO46	0	This is a transmission request signal. The V _R 4121 asserts this signal before sending serial data. When this pin is not used for the DRTS# signal, it can be used as a general-purpose output port.
DCTS#/ GPIO47	I/O	This is a transmit acknowledge signal. The VR4121 asserts this signal when it is ready to receive transmitted serial data. When this pin is not used for the DCTS# signal, it can be used as a general-purpose output port.

(8) Keyboard interface signals

Signal	I/O	Function
KPORT (0:7)	-	This is a keyboard scan data input signal. It is used to scan for pressed keys on the keyboard.
KSCAN (0:11)/ GPIO (32:43)	0	These signal are used as keyboard scan data output signals and a general-purpose output port. The scan line is set as active when scanning for pressed keys on the keyboard. Signals that are not used for KSCAN signals can be used as a general-purpose output port.

(9) Audio interface signals

Signal	I/O	Function
AUDIOIN	ı	This pin is the audio input signal.
AUDIOOUT	0	This is an audio output signal. Analog signals that have been converted via the on-chip 10-bit D/A converter are output.

Data Sheet U14691EJ1V0DS00



(10) Touch panel/general purpose A/D interface signals

Signal	I/O	Function
TPX (0:1)	I/O	This is an I/O signal that is used for the touch panel. It uses the voltage applied to the X coordinate and the voltage input to the Y coordinate to detect which coordinates on the touch panel are being pressed.
TPY (0:1)	I/O	This is an I/O signal that is used for the touch panel. It uses the voltage applied to the Y coordinate and the voltage input to the X coordinate to detect which coordinates on the touch panel are being pressed.
ADIN (0:2)	I	This is a general-purpose A/D input signal.

(11) General-purpose I/O Signals

Signal	I/O	Function
GPIO (0:3)	I/O	These are maskable power-on factors. After start-up, they are used as ordinary general-purpose I/O ports.
GPIO4/SRAS#	I/O	See (1) System bus interface signals.
GPIO5/SCAS#	I/O	See (1) System bus interface signals.
GPIO6/SYSDIR	I/O	See (1) System bus interface signals.
GPIO7/SPOWER	I/O	See (1) System bus interface signals.
GPIO8	I/O	These are general-purpose I/O ports.
GPIO (9:12)	I/O	These are maskable power-on factors. After start-up, they are used as ordinary general-purpose I/O ports.
GPIO (13:14)	I/O	These are general-purpose I/O ports.
GPIO (16:31)/DATA (16:31)	I/O	See (1) System bus interface signals.
GPIO (32:43)/KSCAN (0:11)	0	See (8) Keyboard interface signals.
GPIO44/DDOUT	0	See (7) Debug serial interface signals.
GPIO45/DDIN	I/O	See (7) Debug serial interface signals.
GPIO46/DRTS#	0	See (7) Debug serial interface signals.
GPIO47/DCTS#	I/O	See (7) Debug serial interface signals.
GPIO48/DBUS32	I/O	See (14) Initial setting signals.
GPIO49/SMODE1	I/O	See (14) Initial setting signals.

(12) HSP MODEM interface signals

Signal	I/O	Function
IRING	1	RING signal detect signal. This pin becomes active when the RING signal is detected.
ILCSENSE	- 1	Handset detect signal
OFFHOOK	0	On-hook relay control signal
MUTE	0	Modem speaker mute control signal
AFERST#	0	CODEC reset signal
SDI	- 1	Serial input signal from CODEC
FS	I	Frame synchronization signal from CODEC
SDO	0	Serial output signal to CODEC
HSPSCLK	I	Operation clock input of modem interface block for CODEC
TELCON	0	Handset relay control signal
HC0	0	CODEC control signal
HSPMCLK	0	Clock output to CODEC
OPD#	0	Use this pin for controlling power of CODEC and DAA. This signal is set as active when the power supply of CODEC and DAA is ON.



(13) LED interface signal

Signal	I/O	Function
LEDOUT#	0	This is an output signal for lighting LEDs.

(14) Initial setting signals

Signal Name	I/O	Function				
DBUS32/ GPIO48	I/O	The function differs depending on the operating status. <during (output)="" normal="" operation=""> This can be used as a general-purpose output port. <after (input)="" an="" reset="" rtc=""> This is the switching signal for the data bus width. This signal is sampled at 1RTC clock cycle after the RTCRST# signal changes from low level to high level. 1: The data bus has a 32-bit width. 0: The data bus has a 16-bit width.</after></during>				
SMODE1/ GPIO49	I/O	The function differs depending on the operating status. <during (output)="" normal="" operation=""> This can be used as a general-purpose output port. <after (input)="" an="" reset="" rtc=""> This is a switching signal for the memory being used. It is used in combination with the SMODE2 signal. This signal is sampled at 1RTC clock cycle after the RTCRST# signal changes from low level to high level.</after></during>				
SMODE2	ı	This a switching signal for the memory being used. It is used in combination with the SMODE1 signal. This signal is sampled when the RTCRST# signal changes from low level to high level. The relation between the SMODE (2:1) signal and the memory being used is shown below. SMODE (2:1) signal Used Memory 11 ROM: SROM RAM: SDRAM 10 ROM: Flash memory, PageROM, ordinary ROM RAM: SDRAM 01 ROM (boot bank): Flash memory, PageROM, ordinary ROM ROM (except boot bank): SROM RAM: SDRAM 00 ROM: Flash memory, PageROM, ordinary ROM RAM: SDRAM 00 ROM: Flash memory, PageROM, ordinary ROM RAM: DRAM (EDO type)				
MIPS16EN	I	This pin enables the use of MIPS16 instructions. This signal is sampled at 1RTC clock cycle after the RTCRST# signal changes from low level to high level. 1: Enables the use of MIPS16 instructions. 0: Disables the use of MIPS16 instructions.				



(15) Dedicated VDD and GND signals

Signal Name	Power-Supply System	Function
VDDP	2.5 V	Dedicated V _{DD} for the PLL analog unit
GNDP	2.5 V	Dedicated GND for the PLL analog unit
VDDPD	2.5 V	Dedicated VDD for the PLL digital unit. Its function is identical to VDD2.
GNDPD	2.5 V	Dedicated GND for the PLL digital unit. Its function is identical to GND2.
CV _{DD}	3.3 V	Dedicated VDD for the oscillator
CGND	3.3 V	Dedicated GND for the oscillator
DV _{DD}	3.3 V	Dedicated V _{DD} for the D/A converter. The voltage applied to this pin becomes the maximum of the analog output of AUDIOOUT signal.
DGND	3.3 V	Dedicated GND for D/A converter. The voltage applied to this pin becomes the minimum of the analog output of AUDIOOUT signal.
AVDD	3.3 V	Dedicated V _{DD} for the A/D converter. The voltage applied to this pin becomes the maximum voltage that can be detected by the A/D interface signals (8 lines).
AGND	3.3 V	Dedicated GND for the A/D converter. The voltage applied to this pin becomes the minimum voltage that can be detected by the A/D interface signals (8 lines).
PIUV _{DD}	3.3 V	Dedicated VDD for touch-sensitive panel interface
PIUGND	3.3 V	Dedicated GND for touch-sensitive panel interface
V _{DD} 2	2.5 V	Normal 2.5-V system V _{DD}
GND2	2.5 V	Normal 2.5-V system GND
V _{DD} 3	3.3 V	Normal 3.3-V system V _{DD}
GND3	3.3 V	Normal 3.3-V system GND

Caution The V_R4121 has two types of power supplies. There are no restrictions as to the sequence in which these power supplies are applied. However, do not apply one type of power for more than one second while the other power supply is not applied.



1.2 Pin Status in Specific Status

(1/4)

Pin Name	After Reset by the RTC Reset	After Reset by the Deadman's Switch or RSTSW# Signal	In the Suspend Mode	In the Hibernate Mode or Shut Down by the HAL Timer	During a Bus Hold
ADD25/SCLK	0	Note 1	Note 2	0	Hi-Z
ADD (0:24)	0	0	Note 2	0	Hi-Z
DATA (0:15)	0	0	Note 2	0	Hi-Z
DATA (16:31)/	0/	0/	Note 2	0/	Hi-Z/
GPIO (16:31)	Hi-Z	Hi-Z		Hi-Z	Note 2
LCDCS#	Hi-Z	1	1	Hi-Z	1
RD#	Hi-Z	1	1	Hi-Z	Hi-Z
WR#	Hi-Z	1	1	Hi-Z	Hi-Z
LCDRDY	_	-	-	-	-
ROMCS (2:3)#	Hi-Z	Note 3	Note 3	Note 3	Note 3
ROMCS (0:1)#	Hi-Z	1	1	Hi-Z	1
UUCAS#/MRAS3#	Note 4	Note 5	Note 6	0	Hi-Z
ULCAS#/MRAS2#	Note 4	Note 5	Note 6	0	Hi-Z
MRAS (0:1)#	Hi-Z	1	1	1	Hi-Z
UCAS#	0	Note 7	0	0	Hi-Z
LCAS#	0	Note 7	0	0	Hi-Z
BUSCLK	0	0	Note 2	0	Note 8

Notes 1. This differs depending on the setting of the SCLK bit in the SDRAMMODEREG register.

When SCLK bit has a value of "1": outputs clock.

When SCLK bit has a value of "0": low level is output.

- 2. Maintains the state of the previous Full-speed Mode.
- 3. When used as the chip select for the ROM or extended ROM, this is the same as ROMCS (0:1)# pins. When used as the RAS for the extended DRAM, this is the same as MRAS (0:1)# pins.
- **4.** When DBUS32 signal = 1, this becomes the high impedance state.

When DBUS32 signal = 0, the high level is output.

- 5. When DBUS32 signal = 1: See Note 7 below.
 - When DBUS32 signal = 0: high level is output.
- **6.** When DBUS32 signal = 1: low level is output.

When DBUS32 signal = 0: high level is output.

7. Reset by the RSTSW# signal: The pin outputs a low level. (Self refresh)

Reset by the Deadman's switch: The pin outputs a high level.

8. Bus hold from the Suspend Mode: The state of the previous Full-speed Mode is maintained. Bus hold from Full-speed Mode or Standby Mode: Outputs clocks.

(2/4)

Pin Name	After Reset by the RTC Reset	After Reset by the Deadman's Switch	In the Suspend Mode	In the Hibernate Mode or Shut Down	During a Bus Hold
		or RSTSW# Signal		by the HAL Timer	
SHB#	Hi-Z	1	1	Hi-Z	Hi-Z
IOR#	Hi-Z	1	1	Hi-Z	Hi-Z
IOW#	Hi-Z	1	1	Hi-Z	Hi-Z
MEMR#	Hi-Z	1	1	Hi-Z	Hi-Z
MEMW#	Hi-Z	1	1	Hi-Z	Hi-Z
ZWS#	-	-	_	_	_
RSTOUT	Hi-Z	1	0	Hi-Z	Note 1
IOCS16#	-	-	_	_	_
MEMCS16#	-	-	_	-	_
IOCHRDY	_	-	_	-	_
HLDRQ#	-	-	_	-	_
HLDACK#	Hi-Z	1	Note 1	Hi-Z	Note 1
CKE	0	Note 2	Note 3	Note 3	Hi-Z
RTCX1	_	_	_	_	_
RTCX2	_	_	_	_	_
CLKX1	_	_	_	_	_
CLKX2	_	_	_	_	_
FIRCLK	_	_	_	_	_
BATTINH/	_	_	_	_	_
BATTINT#					
MPOWER	0	1	1	0	1
POWERON	0	0	0	0	0
POWER	-	-	_	_	_
RSTSW#	-	-	_	_	_
RTCRST#	-	-	_	_	_
RxD	-	-	_	-	-
TxD/CLKSEL2	Hi-Z ^{Note 4}	1	1	1	Note 1
RTS#/CLKSEL1	Hi-Z ^{Note 4}	1	1	1	Note 1
CTS#	_	_	_	_	-
DCD#/GPIO15	_	_	_	_	-
DTR#/CLKSEL0	Hi-Z ^{Note 4}	1	1	1	Note 1
DSR#	_	-	_	_	_
IRDIN	_	-	_	_	_
IRDOUT#	0	0	0	0	Note 1
FIRDIN#/SEL	Hi-Z	Hi-Z	Note 3	Hi-Z	Note 3

Notes 1. Normal operation proceeds.

2. This differs depending on the setting of the SCLK bit in the SDRAMMODEREG register.

When SCLK bit has a value of "1": outputs clock.

When SCLK bit has a value of "0": low level is output.

- 3. Maintains the state of the previous Full-speed Mode.
- **4.** Specify the input data level using a high-resistance pull up or pull down resistor.

(3/4)

Pin Name	After Reset by the RTC Reset	After Reset by the Deadman's Switch or RSTSW# Signal	In the Suspend Mode	In the Hibernate Mode or Shut Down by the HAL Timer	During a Bus Hold
DDIN ^{Note 1} /	-/	-/	-/	-/	-/
GPIO45	Hi-Z	Note 2	Note 2	Note 2	Note 2
DDOUTNote 1/	1/	1/	1/	1/	1/
GPIO44	1	Note 2	Note 2	Note 2	Note 2
DRTS#Note 1/	1/	1/	1/	1/	1/
GPIO46	1	Note 2	Note 2	Note 2	Note 2
DCTS#Note 1/	_/	-/	-/	-/	-/
GPIO47	Hi-Z	Note 2	Note 2	Note 2	Note 2
KPORT (0:7)	_	_	-	-	_
KSCAN (0:11) ^{Note 1} /	Hi-Z/	Hi-Z/	Note 2/	Hi-Z/	Note 3
GPIO (32:43)	Hi-Z	Note 2	Note 2	Note 2	
AUDIOOUT	0	0	Note 2	0	Note 3
TPX (0:1)	1	1	Note 2	1	Note 3
TPY (0:1)	Hi-Z	Hi-Z	Note 2	Hi-Z	Note 3
ADIN (0:2)	_	-		_	
AUDIOIN	_	_	-	-	_
GPIO (0:3)	Hi-Z	Hi-Z	Note 2	Hi-Z ^{Note 4}	Note 3
SRAS#/	Hi-Z	Note 5/	0/	0/	Hi-Z/
GPIO4		Hi-Z	Note 2	Hi-Z	Note 3
SCAS#/	Hi-Z	Note 5/	0/	0/	Hi-Z/
GPIO5		Hi-Z	Note 2	Hi-Z	Note 3
SYSDIR/	0/	0/	0/	0/	Hi-Z/
GPIO6	Hi-Z	Hi-Z	Note 2	Hi-Z	Note 3
SPOWER/	0/	1/	1/	1/	1/
GPIO7	Hi-Z	Hi-Z	Note 2	Hi-Z	Note 3
GPIO (8:14)	Hi-Z	Hi-Z	Note 2	Hi-Z ^{Note 4}	Note 3

Notes 1. Software can switch the function pin and the output port.

- 2. The state of the previous Full-speed Mode is maintained.
- 3. Normal operation proceeds.
- **4.** During hibernate mode, the pull-up/pull-down setting is retained.
- **5.** When reset by RSTSW# signal: low level output (self refresh) When reset by deadman's switch: high level output

(4/4)

					(-7/-1
Pin Name	After Reset by the RTC Reset	After Reset by the Deadman's Switch or RSTSW# Signal	In the Suspend Mode	In the Hibernate Mode or Shut Down by the HAL Timer	During a Bus Hold
IRING	_	-	_	-	-
ILCSENSE	-	-	_	-	-
OFFHOOK ^{Note 1}	Hi-Z	Hi-Z	Note 2	Hi-Z	Note 2
MUTE ^{Note 1}	Hi-Z	Hi-Z	Note 2	Hi-Z	Note 2
AFERST#Note 1	0	0	Note 2	0	Note 2
SDI	-	-	_	_	_
FS	-	-	-	_	-
SDO	0	0	Note 2	0	Note 2
HSPSCLK	-	-	-	-	_
TELCON ^{Note 1}	Hi-Z	Hi-Z	Note 2	Hi-Z	Note 2
HC0 ^{Note 1}	0	0	Note 2	0	Note 2
HSPMCLK ^{Note 1}	0	0	Note 2	0	Note 2
OPD#	0	0	Note 2	0	Note 2
LEDOUT#	1	Note 3	Note 3	Note 3	Note 3
DBUS32/	Hi-Z/	Hi-Z/	Note 2/	Hi-Z/	Note 2/
GPIO48 ^{Note 4}	Hi-Z	Note 2	Note 2	Note 2	Note 2
MIPS16EN	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
SMODE1/	Hi-Z/	Hi-Z/	Note 2/	Hi-Z/	Note 2/
GPIO49 ^{Note 4}	Hi-Z ^{Note 5}	Note 2	Note 2	Note 2	Note 2
SMODE2	_	-	_	-	_

Notes 1. When initializing, always set BSC bit to 1 in the HSPINT register (0x0C00 0020).

- 2. The state of the previous Full-speed Mode is maintained.
- 3. Normal operation proceeds.
- **4.** After the RTC reset is released, this functions as an output port.
- **5.** Specify the input data level using a high-resistance pull up or pull down resistor.



1.3 Recommended Connection and I/O Circuit Types

(1/3)

					(1/3
Pin Name	Internal Processing	External Processing	Drive Capability	I/O Circuit Type	Recommended Connection of Unused Pins
ADD25/SCLK	Slew rate buffer	-	120 pF	Α	_
ADD (0:24)	Slew rate buffer	_	120 pF	Α	_
DATA (0:15)	-	_	40 pF	Α	_
DATA (16:31)/ GPIO (16:31)	-	Note 1	40 pF	А	Connect to V _{DD} or GND via resistor
LCDCS#	Slew rate buffer	_	40 pF	Α	Leave open
RD#	Slew rate buffer	Note 2	120 pF	Α	Leave open
WR#	Slew rate buffer	Note 2	120 pF	Α	Leave open
LCDRDY	-	Note 3	-	Α	Connect to GND
ROMCS (2:3)#	Slew rate buffer	Note 4	40 pF	А	Leave open
ROMCS (0:1)#	Slew rate buffer	_	40 pF	Α	Leave open
UUCAS#/MRAS3#	Slew rate buffer	Note 2	120 pF	Α	Leave open
ULCAS#/MRAS2#	Slew rate buffer	Note 2	120 pF	Α	Leave open
MRAS (0:1)#	Slew rate buffer	Note 2	40 pF	Α	Leave open
UCAS#	Slew rate buffer	Note 2	120 pF	Α	Leave open
LCAS#	Slew rate buffer	Note 2	120 pF	Α	Leave open
BUSCLK	Slew rate buffer	_	40 pF	А	Leave open
SHB#	Slew rate buffer	Note 2	40 pF	Α	Leave open
IOR#	Slew rate buffer	Note 2	40 pF	А	Leave open
IOW#	Slew rate buffer	Note 2	40 pF	Α	Leave open
MEMR#	Slew rate buffer	Note 2	40 pF	Α	Leave open
MEMW#	Slew rate buffer	Note 2	40 pF	Α	Leave open
ZWS#	Note 5	Note 3	_	Α	Connect to VDD
RSTOUT	Slew rate buffer	Pull up	40 pF	Α	Leave open
IOCS16#	Note 5	Note 3		Α	Connect to VDD
MEMCS16#	Note 5	Note 3	-	Α	Connect to VDD
IOCHRDY	Note 5	Note 3	-	Α	Connect to GND

- Notes 1. Pins DATA (16:31)/GPIO (16:31) in the V_R4121 function as GPIO (16:31) signals when using the 16-bit data bus. When using these pins as GPIO (16:31) signals, pull them up or pull down so as not to input an intermediate-level signal.
 - 2. When the bus hold function is used, external pull-up is recommended for the VR4121.
 - 3. Do not input an intermediate-level signal.
 - 4. When used as the RAS signal of extended DRAM, external pull-up is recommended for the VR4121.
 - **5.** When the MPOWER pin outputs the low-level, intermediate-level input is enabled.
- **Remarks 1.** No specification (–) in the External Processing column indicates that the external processing is unnecessary.
 - **2.** No specification (–) in the Recommended Connection of Unused Pins column indicates that the pin is always connected.

(2/3)

					(2/3
Pin Name	Internal Processing	External Processing	Drive Capability	I/O Circuit Type	Recommended Connection of Unused Pins
HLDRQ#	Note	Pull up	_	А	Directly connect to V _{DD}
HLDACK#	Slew rate buffer	-	40 pF	А	Leave open
CKE	_	_	120 pF	А	Leave open
RTCX1	_	Resonator	_	_	_
RTCX2	-	Resonator	_	_	Leave open
CLKX1	_	Resonator	_	_	-
CLKX2	_	Resonator	_	_	Leave open
FIRCLK	_	Resonator	_	А	Directly connect to V _{DD}
BATTINH/ BATTINT#	Schmitt input	_	-	В	Directly connect to VDD
MPOWER	_	-	40 pF	А	Leave open
POWERON	_	-	40 pF	А	Leave open
POWER	Schmitt input	-	_	В	_
RSTSW#	Schmitt input	-	_	В	_
RTCRST#	Schmitt input	-	_	В	-
RxD	_	-	_	А	Connect to GND
TxD/CLKSEL2	-	Pull up/ Pull down	40 pF	А	-
RTS#/CLKSEL1	-	Pull up/ Pull down	40 pF	А	-
CTS#	_	-	_	А	Connect to VDD
DCD#/GPIO15	Schmitt input	Pull up	-	В	Connect to VDD or GND
DTR#/CLKSEL0	-	Pull up/ Pull down	40 pF	А	_
DSR#	_	_	_	А	Connect to VDD
IRDIN	-	Pull up	-	А	Connect to V _{DD} or GND
IRDOUT#	_	-	40 pF	А	Leave open
FIRDIN#/SEL	-	Pull up/ Pull down	40 pF	А	Connect to VDD via resistor
DDIN/GPIO45	-	-	40 pF	А	Connect to V _{DD} or GND via resistor
DDOUT/GPIO44	_	_	40 pF	А	Leave open
DRTS#/GPIO46	_	-	40 pF	А	Leave open
DCTS#/GPIO47	-	=	40 pF	А	Connect to V _{DD} or GND via resistor

Note Intermediate-level input is enabled when the MPOWER pin is set for low-level output.

Remarks 1. No specification (–) in the External Processing column indicates that the external processing is unnecessary.

2. No specification (–) in the Recommended Connection of Unused Pins column indicates that the pin is always connected.


(3/3)

-					(3/3
Pin Name	Internal Processing	External Processing	Drive Capability	I/O Circuit Type	Recommended Connection of Unused Pin
KPORT (0:7)	Schmitt input, Pull down	-	_	В	Leave open
KSCAN (0:11)/ GPIO (32:43)	-	-	40 pF	А	Leave open
AUDIOOUT	_	Note 1	_	F	Leave open
TPX (0:1)	_	_	120 pF or more	С	Leave open
TPY1	_	-	120 pF or more	D	Leave open
TPY0	_	_	120 pF or more	С	Leave open
ADIN (0:2)	_	_	_	E	Leave open
AUDIOIN	_	_	_	E	Leave open
GPIO (0:3)	Schmitt input, Note 2	Note 2	40 pF	В	Connect to V _{DD} or GND via resistor
SRAS#/GPIO4	Schmitt input, Note 2	Note 2	40 pF	В	Connect to VDD or GND
SCAS#/GPIO5	Schmitt input, Note 2	Note 2	40 pF	В	Connect to V _{DD} or GND
SYSDIR/GPI06	Schmitt input, Note 2	Note 2	40 pF	В	Leave open
SPOWER/GPI07	Schmitt input, Note 2	Note 2	40 pF	В	Connect to VDD or GND
GPIO (8:14)	Schmitt input, Note 2	Note 2	40 pF	В	Connect to V _{DD} or GND via resistor
IRING	Schmitt input	Pull down	_	В	Connect to GND
ILCSENSE	_	Pull down	_	А	Connect to GND
OFFHOOK	_	-	40 pF	А	Leave open
MUTE	-	-	40 pF	Α	Leave open
AFERST#	-	-	40 pF	Α	Leave open
SDI	_	Pull up/Pull down	_	Α	Connect to GND
FS	-	Pull up/Pull down	_	Α	Connect to GND
SDO	-	-	40 pF	Α	Leave open
HSPSCLK	_	Note 3	_	Α	Connect to GND
TELCON	_	-	40 pF	Α	Leave open
HC0	_	-	40 pF	Α	Leave open
HSPMCLK	-	-	40 pF	Α	Leave open
OPD#	_	-	40 pF	Α	Leave open
LEDOUT#		-	40 pF	Α	Leave open
DBUS32/GPIO48	_	Pull up/Pull down	40 pF	A	_
MIPS16EN	_	Pull up/Pull down	40 pF	Α	_
SMODE1/GPIO49	_	Pull up/Pull down	_	A	-
SMODE2	_	Pull up/Pull down	_	А	_

- **Notes 1.** Connect an operation amplifier which has high-impedance input characteristics, since the output level of AUDIOOUT pin varies according to the external impedance.
 - 2. If internal pull-up or pull-down resistors are used in GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, GPIO (8:14) pins switch between pull up, pull down, and open by software.
 - If an internal pull-up or pull-down resistor is not used, then provide an external pull-up or pull-down resistor.
 - **3.** Input a synchronous clock from CODEC.

- **Remarks 1.** No specification (–) in the External Processing column indicates that the external processing is unnecessary.
 - **2.** No specification (–) in the Recommended Connection of Unused Pins column indicates that the pin is always connected.

1.4 Pin I/O Circuits





2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V _{DD2}	2.5 V (VddP, VddPD, Vdd2)	-0.5 to +3.3	V
	VDD3	3.3 V (CVDD, DVDD, AVDD, PIUVDD, VDD3)	-0.5 to +4.0	V
Input voltage	Vı	$V_{DD3} \ge 3.7 \text{ V}$	-0.5 to +4.0	V
		V _{DD3} < 3.7 V	-0.5 to V _{DD3} + 0.3	V
Storage temperature	T _{stg}		-65 to +150	°C

- Cautions 1. Do not short-circuit two or more output pins simultaneously.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
 - The specifications and conditions shown in DC Characteristics and AC Characteristics are the ranges for normal operation and quality assurance of the product.
 - 3. V_1 can be -1.5 V if the input pulse is less than 10 ns.



Operating Conditions

(1) 131 MHz model

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Supply voltage	V _{DD2}	2.5 V (VddP, VddPD, Vdd2)	2.3	2.7	V
	VDD3	3.3 V (CVDD, DVDD, AVDD, PIUVDD, VDD3)	3.0	3.45	V
Ambient temperature	TA		-10	+70	°C
Oscillation start voltageNote 1	V _{DDS}			3.0	V
Oscillation hold voltage ^{Note 2}	V _{DDH1}			2.5	V
Oscillation hold voltageNote 3	V _{DDH2}			3.0	V

- **Notes 1.** This is a voltage at which oscillation is always started after power application, and is applied to oscillators of 32.768 kHz and 18.432 MHz.
 - **2.** This is a voltage at which oscillation can be guaranteed if the voltage is lowered from the normal operation level, and is applied to an oscillator of 32.768 kHz.
 - **3.** This is a voltage at which oscillation can be guaranteed if the voltage is lowered from the normal operation level, and is applied to an oscillator of 18.432 MHz.

(2) 168 MHz model

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Supply voltage	V _{DD2}	2.5 V (VDDP, VDDPD, VDD2)	2.6	2.7 ^{Note 1}	V
	V _{DD3}	3.3 V (CVDD, DVDD, AVDD, PIUVDD, VDD3)	3.0	3.45	V
Ambient temperature	TA		-10	+70	°C
Oscillation start voltageNote 2	V _{DDS}			3.0	V
Oscillation start voltageNote 3	V _{DDH1}			2.5	V
Oscillation start voltageNote 4	V _{DDH2}			3.0	V

- **Notes 1.** If VDD2 exceeds 2.7 V, be sure to keep the time for which the voltage is exceeded to less than 10 % of the total operating time of the VR4121, and the maximum value of VDD2 to less than 2.8 V.
 - 2. This is a voltage at which oscillation is always started after power application, and is applied to oscillators of 32.768 kHz and 18.432 MHz.
 - **3.** This is a voltage at which oscillation can be guaranteed if the voltage is lowered from the normal operation level, and is applied to an oscillator of 32.768 kHz.
 - **4.** This is a voltage at which oscillation can be guaranteed if the voltage is lowered from the normal operation level, and is applied to an oscillator of 18.432 MHz.

Capacitance (TA = 25°C, VDD = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Input capacitance	Сı	fc = 1 MHz		10	pF
I/O capacitance	Сю	Unmeasured pins returned to 0 V.		10	pF

Caution Precision tests have not been performed. Only guaranteed as design characteristics.



DC Characteristics

(1) 131 MHz model ($T_A = -10 \text{ to } +70^{\circ}\text{C}$, $V_{DD2} = 2.3 \text{ to } 2.7 \text{ V}$, $V_{DD3} = 3.0 \text{ to } 3.45 \text{ V}$)

(1/2)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	lон = −2 mA	0.8V _{DD3}			V
Output voltage, high ^{Note 1}	V _{OH2}	lон = −12 mA	0.8V _{DD3}			V
Output voltage, low	V _{OL1}	IoL = 2 mA			0.4	V
		IoL = 20 μA			0.1	
Output voltage, low ^{Note 1}	V _{OL2}	IoL = 12 mA			0.4	V
		IoL = 20 μA			0.1	
Clock input voltage, high ^{Note 2}	V _{IH1}		0.8 V _{DD3}		V _{DD3} + 0.3	V
Clock input voltage, lowNote 2	VIL1		-0.3		0.3 V _{DD3}	V
Input voltage, high ^{Note 3}	V _{IH2}		2.0		V _{DD3} + 0.3	V
Input voltage, low ^{Note 3}	VIL2		-0.3		0.3V _{DD3}	V
Input voltage, high ^{Note 4}	VIH3		0.75V _{DD3}		V _{DD3} + 0.3	V
Input voltage, lowNote 4	VIL3		-0.3		0.6	V
Hysteresis voltage ^{Note 4, 5}	Vн			0.17VDD3		V
Input leakage currentNote 6	Iц	VDD3 = 3.45 V, VI = VDD3, 0 V			±5	μΑ
Input leakage current, high Note 7	Ілн	VDD3 = 3.45 V, VI = VDD3			72	μΑ
Input leakage current, low ^{Note 8}	ILIL	V _{DD3} = 3.45 V, V _I = 0 V			-72	μΑ
Output leakage current	Іьо	VDD3 = 3.45 V, VI = VDD3, 0 V			±5	μΑ

- **Notes 1.** Applied to TPX (0:1), TPY (0:1). A panel resistance of 250 Ω is presumed.
 - 2. Applies to FIRCLK and HSPSCLK pins.
 - 3. Except RTCX1, CLKX1, FIRCLK, HSPSCLK, TPX (0:1), TPY (0:1), ADIN (0:2), AUDIOIN, POWER, RSTSW#, RTCRST#, GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYDIR/GPIO6, SPOWER/GPIO7, GPIO (8:14), DCD#/GPIO15, BATTINH/BATTINT#, IRING, and KPORT (0:7) pins.
 - **4.** Applied to POWER, RSTSW#, RTCRST#, GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYDIR/GPIO6, SPOWER/GPIO7, GPIO (8:14), DCD#/GPIO15, BATTINH/BATTINT#, IRING, and KPORT (0:7) pins.
 - 5. Hysteresis voltage: Difference between the minimum voltage at which the high level of a Schmitt input signal is not recognized when the signal goes from low to high and the maximum voltage at which the low level is not recognized when the signal goes from high to low.
 - 6. Except KPORT (0:7) (input pins with pull-down resistor), TPX (0:1), and TPY (0:1) pins.
 - 7. Applied to KPORT (0:7) pin (input pins with pull-down resistor), GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, and GPIO (8:14) pins when the internal pull-down resistor is used.
 - **8.** Applied to GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, and GPIO (8:14) pins when the internal pull-up resistor is used.

Data Sheet U14691EJ1V0DS00 27

(2/2)

Parameter	Symbol	Condition	MIN.	TYP. Note 1	MAX.	Unit
Power supply current	IDD2 ^{Note 2}	In Fullspeed mode		140	340	mA
		In Standby mode		50	100	mA
		In Suspend mode		15	30	mA
		In Hibernate mode, V _{DD2} = 0.0 V,		0	0	μΑ
		when LED unit is off.				
	IDD3 ^{Note 3}	In Fullspeed mode, ADD (0:24),		30	60	mA
		ADD25/SCLK, CKE, RD#, WR#, TPX				
		(0:1), TPY (0:1) = 120 pF,				
		other pins = 40 pF				
		In Standby mode, external load 0 pF		10	30	mA
		In Suspend mode, external load 0 pF		3	9	mA
		In Hibernate mode, external load 0 pF, when LED unit is off.		100	500	μΑ

Notes 1. Unless otherwise specified, these are reference values at TA = 25°C, VDD2 = 2.5 V, VDD3 = 3.3 V.

- 2. Total current flowing to the VdDP, VdDPD, and VdD2 pins.
- 3. Total current flowing to the CVDD, DVDD, AVDD, PIUVDD, and VDD3 pins.

Remark | IDD2 and IDD3 do not reach the maximum value at the same time in the Fullspeed mode.



(2) 168 MHz model ($T_A = -10 \text{ to } +70^{\circ}\text{C}$, $V_{DD2} = 2.6 \text{ to } 2.7 \text{ V}$, $V_{DD3} = 3.0 \text{ to } 3.45 \text{ V}$)

(1/2)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	lон = −2 mA	0.8V _{DD3}			V
Output voltage, high ^{Note 1}	V _{OH2}	lон = −12 mA	0.8V _{DD3}			V
Output voltage, low	V _{OL1}	IoL = 2 mA			0.4	V
		IoL = 20 μA			0.1	
Output voltage, low ^{Note 1}	V _{OL2}	IoL = 12 mA			0.4	V
		IoL = 20 μA			0.1	
Clock input voltage, high ^{Note 2}	V _{IH1}		0.8 V _{DD3}		V _{DD3} + 0.3	V
Clock input voltage, low ^{Note 2}	V _{IL1}		-0.3		0.3 V _{DD3}	V
Input voltage, high ^{Note 3}	V _{IH2}		2.0		V _{DD3} + 0.3	V
Input voltage, low ^{Note 3}	V _{IL2}		-0.3		0.3V _{DD3}	V
Input voltage, high ^{Note 4}	V _{IH3}		0.75VDD3		VDD3 + 0.3	V
Input voltage, low ^{Note 4}	V _{IL3}		-0.3		0.6	V
Hysteresis voltage ^{Note 4, 5}	Vн			0.17V _{DD3}		V
Input leakage currentNote 6	lu	V _{DD3} = 3.45 V, V _I = V _{DD3} , 0 V			±5	μΑ
Input leakage current, high Note 7	Іпн	V _{DD3} = 3.45 V, V _I = V _{DD3}			72	μΑ
Input leakage current, lowNote 8	ILIL	V _{DD3} = 3.45 V, V _I = 0 V			-72	μΑ
Output leakage current	ILO	VDD3 = 3.45 V, VI = VDD3, 0 V			±5	μΑ

- **Notes 1.** Applied to TPX (0:1), TPY (0:1). A panel resistance of 250 Ω is presumed.
 - 2. Applies to FIRCLK and HSPSCLK pins.
 - 3. Except RTCX1, CLKX1, FIRCLK, HSPSCLK, TPX (0:1), TPY (0:1), ADIN (0:2), AUDIOIN, POWER, RSTSW#, RTCRST#, GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYDIR/GPIO6, SPOWER/GPIO7, GPIO (8:14), DCD#/GPIO15, BATTINH/BATTINT#, IRING, and KPORT (0:7) pins.
 - **4.** Applied to POWER, RSTSW#, RTCRST#, GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYDIR/GPIO6, SPOWER/GPIO7, GPIO (8:14), DCD#/GPIO15, BATTINH/BATTINT#, IRING, and KPORT (0:7) pins.
 - **5.** Hysteresis voltage: Difference between the minimum voltage at which the high level of a Schmitt input signal is not recognized when the signal goes from low to high and the maximum voltage at which the low level is not recognized when the signal goes from high to low.
 - 6. Except KPORT (0:7) (input pins with pull-down resistor), TPX (0:1), and TPY (0:1) pins.
 - Applied to KPORT (0:7) pin (input pins with pull-down resistor), GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, and GPIO (8:14) pins when the internal pull-down resistor is used.
 - **8.** Applied to GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, and GPIO (8:14) pins when the internal pull-up resistor is used.

(2/2)

Parameter	Symbol	Condition	MIN.	TYP. Note 1	MAX.	Unit
Power supply current	IDD2 ^{Note 2}	In Fullspeed mode		180	370	mA
		In Standby mode		50	100	mA
		In Suspend mode		15	30	mA
		In Hibernate mode, V _{DD2} = 0.0 V,		0	0	μΑ
		when LED unit is off.				
	IDD3 ^{Note 3}	In Fullspeed mode, ADD (0:24),		30	60	mA
		ADD25/SCLK, CKE, RD#, WR#, TPX				
		(0:1), TPY (0:1) = 120 pF,				
		other pins = 40 pF				
		In Standby mode, external load 0 pF		10	30	mA
		In Suspend mode, external load 0 pF		3	9	mA
		In Hibernate mode, external load 0 pF, when LED unit is off.		100	500	μΑ

Notes 1. Unless otherwise specified, these are reference values at TA = 25°C, VDD2 = 2.6 V, VDD3 = 3.3 V.

- 2. Total current flowing to the VdDP, VdDPD, and VdD2 pins.
- 3. Total current flowing to the CVDD, DVDD, AVDD, PIUVDD, and VDD3 pins.

Remark | IDD2 and IDD3 do not reach the maximum value at the same time in the Fullspeed mode.

Data Retention Characteristics (T_A = 25°C)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Data retention voltage ^{Note 1}	V _{DDDR3}	Hibernate mode, 3.3 V power supply	2.5	3.45	٧
Data retention input voltage, highNote 2	VIHDR		0.9VDDDR3		V

Notes 1. The data retention voltage is the voltage at which the operation of the Elapsed Time timer and the data retention of the registers of the following peripheral units are guaranteed, and is not applied to the internal data of the CPU core.

BCU: BCURFCNTREG, BCUCNTREG3, SDRAMMODEREG, SROMMODEREG, SDRAMCNTREG

PUM: PMUCNTREG (15:8), PMUCNT2REG, PMUWAITREG, PMUDIVREG

RTC: ETIMELREG, ETIMEMREG, ETIMEHREG, ECMPLREG, ECMPMREG, ECMPHREG, RTCL1LREG, RTCL1LREG, RTCL1CNTLREG, RTCL1CNTLREG, RTCL2LREG, RTCL2LREG, RTCL2LREG, RTCL2CNTLREG, RTCL2CNTLREG, RTCL1CNTREG (2:0)

GIU: GIUPODATL, GIUPODATH, GIUUSEUPNL, GIUTERMUPNL

KIU: KIUGPEN, PORTREG

LED: LEDHTSREG, LEDLTSREG, LEDHLTCLREG, LEDHLTCHREG, LEDCNTREG

2. Applied to RTCRST# pin.

Remark The values in parentheses are the targeted values.


Data Sheet U14691EJ1V0DS00 31




AC Characteristics (131 MHz model: $T_A = -10 \text{ to } +70^{\circ}\text{C}$, $V_{DD2} = 2.3 \text{ to } 2.7 \text{ V}$, $V_{DD3} = 3.0 \text{ to } 3.45 \text{ V}$ 168 MHz model: $T_A = -10 \text{ to } +70^{\circ}\text{C}$, $V_{DD2} = 2.6 \text{ to } 2.7 \text{ V}$, $V_{DD3} = 3.0 \text{ to } 3.45 \text{ V}$)

AC test input waveform

(a) CTS#, DATA (0:15), DATA (16:31)/GPIO (16:31), DBUS32/GPIO48, DCTS#/GPIO47, DDIN/GPIO45, DSR#, DTR#/CLKSEL0, FS, FIRDIN#/SEL, HLDRQ#, ILCSENSE, IOCHRDY, IOCS16#, IRDIN, LCDRDY, MEMCS16#, RxD, RTS#/CLKSEL1, SDI, SMODE1/GPIO49, SMODE2, TxD/CLKSEL2, ZWS#




(b) BATTINH/BATTINT#, DCD#/GPIO15, GPIO (0:3), GPIO (8:14), IRING, KPORT (0:7), POWER, RSTSW#, RTCRST#, SCAS#/GPIO5, SPOWER/GPIO7, SRAS#/GPIO4, SYSDIR/GPIO6



AC test output measuring points


(c) ADD (0:24), ADD25/SCLK, AFERST#, BUSCLK, CKE, DATA (0:15), DATA (16:31)/GPIO (16:31), DBUS32/GPIO48, DCTS#/GPIO47, DDIN/GPIO45, DDOUT/GPIO44, DRTS#/GPIO46, DTR#/CLKSEL0, FIRDIN#/SEL, GPIO (0:3), GPIO (8:14), HC0, HLDACK#, HSPMCLK, IOR#, IOW#, IRDOUT#, KSCAN (0:11)/GPIO (32:43), LCAS#, LCDCS#, LEDOUT#, MEMR#, MEMW#, MPOWER, MRAS (0:1)#, MUTE, OFFHOOK, OPD#, POWERON, RD#, ROMCS (0:3)#, RSTOUT, RTS#/CLKSEL1, SCAS#/GPIO5, SDO, SHB#, SMODE1/GPIO49, SPOWER/GPIO7, SRAS#/GPIO4, SYSDIR/GPIO6, TELCON, TPX (0:1), TPY (0:1), TxD/CLKSEL2, UCAS#, ULCAS#/MRAS2#, UUCAS#/MRAS3#, WR#






Load condition

(a) ADD (0:24), ADD25/SCLK, CKE, RD#, WR#, TPX (0:1), TPY (0:1)



(b) Other output pins





(1) Clock parameter (1/2)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
HSPSCLK high-level width	twnsh	When HSP unit is used	40			ns
HSPSCLK low-level width	twnsl	When HSP unit is used	40			ns
HSPSCLK clock frequency	fHSCYC	When HSP unit is used			fмcyc	MHz
HSPSCLK clock cycle	tсүнs	When HSP unit is used	108.5			ns
HSPSCLK clock rise time	tHSR	When HSP unit is used			10	ns
HSPSCLK clock fall time	t shf	When HSP unit is used			10	ns
HSPMCLK high-level width	tмрн	When HSP unit is used	tсүнм × 0.45		tсүнм × 0.55	ns
HSPMCLK low-level width	t MPL	When HSP unit is used	tсүнм × 0.45		tсүнм × 0.55	ns
HSPMCLK clock frequency	fмсүс	When HSP unit is used	0.585		18.432	MHz
HSPMCLK clock cycle	tсүнм	When HSP unit is used	54.253		1790.365	ns
FIRCLK clock frequency	fFIRCYC1	In FIR 4 Mbps	47.99520	48	48.00480	MHz
	fFIRCYC2	In FIR 1.152/0.576 Mbps	47.93800	48	48.02976	MHz
FIRCLK clock duty	t FIRDUTY		10		90	%
SCLK high-level width ^{Note 1}	tсн		3.5			ns
SCLK low-level width ^{Note 1}	tcL		3.5			ns
SCLK jitterNote 2	t Jitter				3.5	%
CPU core operating frequency	fpcyc	CLKSEL (2:0) = 111 ^{Note 3}		RFU		MHz
		CLKSEL (2:0) = 110 ^{Note 4}		168.5		MHz
		CLKSEL (2:0) = 101 ^{Note 4}		147.5		MHz
		CLKSEL (2:0) = 100		131.1		MHz
		CLKSEL (2:0) = 011		118.0		MHz
		CLKSEL (2:0) = 010		98.3		MHz
		CLKSEL (2:0) = 001		90.7		MHz
		CLKSEL (2:0) = 000		78.6		MHz
BUSCLK high-level width	tBCLKH1	Note 5	45			ns
	tBCLKH2	Note 6	10			ns
BUSCLK low-level width	tBCLKL1	Note 5	45			ns
	tBCLKL2	Note 6	10			ns


Notes 1. Applied to ADD25/SCLK pin.

- 2. Precision tests have not been performed. Only guaranteed as design characteristics.
- 3. Do not set CLKSEL (2:0) = 111.
- **4.** The settings CLKSEL (2:0) = 110 and 101 are only guaranteed for the 168 MHz model. Do not apply these settings to the 131 MHz model.
- 5. Applied to BUSCLK pin when BSEL bit of BCUCNTREG3 register is 0.
- 6. Applied to BUSCLK pin when BSEL bit of BCUCNTREG3 register is 1.

Remark CLKSEL (2:0): Value set to the TxD/CLKSEL2, RTS#/CLKSEL1, and DTR#/CLKSEL0 pins after reset.




(1) Clock parameter (2/2)






(2) Reset parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Reset input low-level width	twrsl	RTCRST#	305		μs



(3) Initialization parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Data sampling time (from RTCRST# ↑)	tss			61.04	μs
Output delay time (from RTCRST# ↑)	top		61.04		μs





(4) GPIO interface parameter (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Input level width	t _{INP1}	Note 1	91.5		μs
	t _{INP2}	Note 2	361.5		ns
	t _{INP3}	Note 3	180.6		ns
GPIO input rise time	tGPINR1	Note 4		200	ns
	tGPINR2	Note 5		10	ns
GPIO input fall time	tGPINF1	Note 4		200	ns
	tGPINF2	Note 5		10	ns
Output level width	toutp	Note 6	30		ns

- Notes 1. Applied to GPIO (0:3) pins.
 - 2. Applied to GPIO (9:14) and DCD#/GPIO15 pins.
 - **3.** Applied to SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, GPIO8, and DATA (16:31)/GPIO (16:31) pins.
 - **4.** Applied to GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, GPIO (8:14), and DCD#/GPIO15 pins.
 - **5.** Applied to DATA (16:31)/GPIO (16:31) pins.
 - 6. Applied to GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, GPIO (8:14), DATA (16:31)/GPIO (16:31), KSCAN (0:11)/GPIO (32:43), DDOUT/GPIO44, DDIN/GPIO45, DRTS#/GPIO46, DCTS#/GPIO47, DBUS32/GPIO48, and SMODE1/GPIO49 pins.


Caution These parameters are applied when the SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, DCD#/GPIO15, DATA (16:31)/GPIO (16:31), KSCAN (0:11)/GPIO (32:43), DDOUT/ GPIO44, DDIN/GPIO45, DRTS#/GPIO46, DCTS#/GPIO47, DBUS32/GPIO48, or SMODE1/GPIO49 pin is used as the GPIO signal.

Data Sheet U14691EJ1V0DS00 37



(4) GPIO interface parameter (2/2)


(a) Input level width



Notes 1. GPIO (0:3) pins

- 2. GPIO (9:14), DCD#/GPIO15 pins
- 3. SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, GPIO8, DATA (16:31)/GPIO (16:31) pins


(b) GPIO input rise/fall time



Notes 1. GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, GPIO (8:14), DCD#/GPIO15 pins

2. DATA (16:31)/GPIO (16:31) pins

(c) Output level width



Note GPIO (0:3), SRAS#/GPIO4, SCAS#/GPIO5, SYSDIR/GPIO6, SPOWER/GPIO7, GPIO (8:14), DATA (16:31)/GPIO (16:31), KSCAN (0:11)/GPIO (32:43), DDOUT/GPIO44, DDIN/GPIO45, DRTS#/GPIO46, DCTS#/GPIO47, DBUS32/GPIO48, SMODE1/GPIO49 pins



(5) EDO-type DRAM read parameter (1/2)

The target DRAM is the μ PD42S16165L-A60, 42S18165L-A60, 42S64165G5-A50, 42S64165G5-A60, 42S65165G5-A50, or 42S65165G5-A60.


Parameter	Symbol	Condition	MIN.	MAX.	Unit
MRAS (0:3)# pulse width	trasp		70		ns
MRAS (0:3)# hold time (from UCAS#/LCAS# precharge)	t RHCP		45		ns
MRAS (0:3)# precharge time	t RP		43		ns
UCAS#/LCAS# hold time (from MRAS (0:3)#)	tсsн		50		ns
UCAS#/LCAS# pulse width	thcas		10		ns
UCAS#/LCAS# precharge time	t CP		10		ns
Read/write cycle time	thpc		25		ns
MRAS (0:3)# hold time (from UCAS#/LCAS#)	t RSH		25		ns
Row address setup time (to MRAS (0:3)#)	tasr		0		ns
UCAS#/LCAS# \downarrow delay time from MRAS (0:3)# \downarrow	trcd		24		ns
Column address delay time from MRAS (0:3)# \downarrow	t RAD		22		ns
Column address setup time (to UCAS#/LCAS#)	tasc		0		ns
Column address read time (to MRAS (0:3)#↑)	tral		40		ns
Row address hold time (from MRAS (0:3)# \downarrow)	t rah		20		ns
Column address hold time 1 (from UCAS#/LCAS# \downarrow)	t CAH1		10		ns
Column address hold time 2 (from UCAS#/LCAS# \downarrow)	tCAH2		10		ns
Column address hold time 3 (from UCAS#/LCAS# \downarrow)	t CAH3		10		ns
Data access time (from UCAS#/LCAS# precharge)	tACP		39		ns
Data access time (from RD# ↓)	toea		25		ns
Data input setup time 1 (to UCAS#/LCAS# ↓)	t _{DS1}		0		ns
Data input hold time 1 (from MRAS (0:3)#)	t _{DH1}		5		ns
Data input setup time 2 (to UCAS#/LCAS# ↓)	t _{DS2}		0		ns
Data input hold time 2 (from MRAS (0:3)#)	t _{DH2}		5		ns
Data access time (from MRAS (0:3)# \downarrow)	t rac		70		ns
Data access time (from column address)	t AA		30		ns
Data access time (from UCAS#/LCAS# \downarrow)	tcac		20		ns

Caution These ratings are applied only when a device operates within the recommended operating condition range and the operating ambient temperature is kept constant.

If the power supply voltage or operating ambient temperature changes during DRAM access, the above ratings are not applied.



(5) EDO-type DRAM read parameter (2/2)



Notes 1. In 32-bit mode: Applied to MRAS (0:1)# pins

In 16-bit mode: Applied to UUCAS#/MRAS3#, ULCAS#/MRAS2#, and MRAS (0:1)# pins

2. In 32-bit mode: Applied to UUCAS#/MRAS3#, ULCAS#MRAS2#, UCAS#, and LCAS# pins

In 16-bit mode: Applied to UCAS# and LCAS# pins

3. In 32-bit mode: Applied to DATA (16:31)/GPIO (16:31) and DATA (0:15) pins

In 16-bit mode: Applied to DATA (0:15) pins

Remark The broken lines indicate high impedance.



(6) EDO-type DRAM write parameter (1/2)

The target DRAM is the μ PD42S16165L-A60, 42S18165L-A60, 42S64165G5-A50, 42S64165G5-A60, 42S65165G5-A50, or 42S65165G5-A60.

Parameter	Symbol	Condition	MIN.	MAX.	Unit
MRAS (0:3)# pulse width	t rasp		70		ns
MRAS (0:3)# hold time (from UCAS#/LCAS# precharge)	t rhcp		45		ns
MRAS (0:3)# precharge time	t RP		43		ns
UCAS#/LCAS# hold time (from MRAS (0:3)# ↓)	tсsн		50		ns
UCAS#/LCAS# pulse width	thcas		10		ns
UCAS#/LCAS# precharge time	t CP		10		ns
Read/write cycle time	thpc		25		ns
MRAS (0:3)# hold time (from UCAS#/LCAS#)	trsн		25		ns
Row address setup time (to MRAS (0:3)# \downarrow)	tasr		0		ns
UCAS#/LCAS# \downarrow delay time from MRAS (0:3)# \downarrow	trcd		24		ns
Column address delay time from MRAS (0:3)# \downarrow	trad		22		ns
Column address setup time (to UCAS#/LCAS# \downarrow)	tasc		0		ns
Column address read time (to MRAS (0:3)# ↑)	t ral		40		ns
Row address hold time (from MRAS (0:3)# \downarrow)	t rah		20		ns
Column address hold time 1 (from UCAS#/LCAS# ↓)	tcah1		10		ns
Column address hold time 2 (from UCAS#/LCAS# ↓)	tCAH2		10		ns
Column address hold time 3 (from UCAS#/LCAS# ↓)	t CAH3		10		ns
WR# setup time	twcs		0		ns
WR# hold time (from UCAS#/LCAS# ↓)	twcн		20		ns
Data output setup time	t _{D1}		0		ns
Data output hold time	t _{D2}		10		ns


Caution These ratings are applied only when a device operates within the recommended operating condition range and the operating ambient temperature is kept constant.

Data Sheet U14691EJ1V0DS00

If the power supply voltage or operating ambient temperature changes during DRAM access, the above ratings are not applied.



(6) EDO-type DRAM write parameter (2/2)



Notes 1. In 32-bit mode: Applied to MRAS (0:1)# pins

In 16-bit mode: Applied to UUCAS#/MRAS3#, ULCAS#/MRAS2#, and MRAS (0:1)# pins

2. In 32-bit mode: Applied to UUCAS#/MRAS3#, ULCAS#MRAS2#, UCAS#, and LCAS# pins

In 16-bit mode: Applied to UCAS# and LCAS# pins

3. In 32-bit mode: Applied to DATA (16:31)/GPIO (16:31) and DATA (0:15) pins

In 16-bit mode: Applied to DATA (0:15) pins




(7) DRAM refresh parameter

The target DRAM is the μ PD42S161615L-A60, 42S18165L-A60, 42S64165G5-A50, 42S64165G5-A60, 42S65165G5-A50, or 42S65165G5-A60.

(a) CAS-before-RAS refresh parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Read/write cycle time	t RC		104		ns
MRAS (0:3)# pulse width	tras		60		ns
MRAS (0:3)# precharge time	t RP		30		ns
UCAS#/LCAS# setup time (to MRAS (0:3)# ↓)	tcsr		5		ns
UCAS#/LCAS# hold time (from MRAS (0:3)# \downarrow)	tchr		10		ns
MRAS (0:3)# precharge time from UCAS#/LCAS# ↑	t CRP		5		ns
UCAS#/LCAS# precharge time	tcpn		10		ns



Notes 1. In 32-bit mode: Applied to MRAS (0:1)# pins

In 16-bit mode: Applied to UUCAS#/MRAS3#, ULCAS#/MRAS2#, and MRAS (0:1)# pins

2. In 32-bit mode: Applied to UUCAS#/MRAS3#, ULCAS#MRAS2#, UCAS#, and LCAS# pins


In 16-bit mode: Applied to UCAS# and LCAS# pins



(b) CAS-before-RAS self-refresh parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
MRAS (0:3)# pulse width ^{Note}	trass		100		μs
MRAS (0:3)# precharge time	trps		110		ns
UCAS#/LCAS# hold time	tснs		-50		ns

Note The CAS-before-RAS self-refresh parameter is valid when trass exceeds 100 μ s.



(8) Normal ROM parameter (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Data access time (from address) ^{Note}	tacc		T × N – 19		ns
Data access time (from ROMCS (0:3)# \downarrow) ^{Note}	tce		T × N – 19		ns
Data access time (from RD#↓) ^{Note}	toe		$T \times (N-1) - 29$		ns
Data input setup time	tos		0		ns
Data input hold time	t DH		5		ns

Note The value of N is set by using the WROMA (0:2) bits of the BCUSPEEDREG register.

The value of T is set by using the CLKSEL (0:2) signals (TxD/CLKSEL2, RTS#/CLKSEL1, and DTR#/CLKSEL0 pins).

CLKSEL2 Signal	CLKSEL1 Signal	CLKSEL0 Signal	T (ns)
1	1	1	RFU
1	1	0	35
1	0	1	33
1	0	0	30
0	1	1	33
0	1	0	30
0	0	1	33
0	0	0	38


WROMA2 Bit	WROMA1 Bit	WROMA0 Bit	N (TClock)
0	0	0	9
0	0	1	8
0	1	0	7
0	1	1	6
1	0	0	5
1	0	1	4
1	1	0	3
1	1	1	2

Remarks 1. Do not set CLKSEL (2:0) signal = 111.

2. Do not set CLKSEL (2:0) signal = 110, 101 with 131 MHz model.



(8) Normal ROM parameter (2/2)



(9) Page ROM parameter (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Data access time (from address) ^{Note}	tACC1		T × N – 19		ns
	tACC2		T × M – 18		ns
Data access time (from ROMCS (0:3)# \downarrow) $^{\text{Note}}$	tce		T × N – 19		ns
Data access time (from RD#↓) ^{Note}	toe		$T \times (N-1) - 29$		ns
Data input setup time	tos		0		ns
Data input hold time	tон		5		ns

Note The value of N is set by using the WROMA (0:2) bits of the BCUSPEEDREG register.

The value of M is set by using the WPROM (0:1) bits of the BCUSPEEDREG register.

The value of T is set by using the CLKSEL (0:2) signals (TxD/CLKSEL2, RTS#/CLKSEL1, and DTR#/CLKSEL0 pins).

CLKSEL 2 Signal	CLKSEL 1 Signal	CLKSEL 0 Signal	T (ns)
1	1	1	RFU
1	1	0	35
1	0	1	33
1	0	0	30
0	1	1	33
0	1	0	30
0	0	1	33
0	0	0	38

WROMA 2 Bit	WROMA 1 Bit	WROMA 0 Bit	N (TClock)
0	0	0	9
0	0	1	8
0	1	0	7
0	1	1	6
1	0	0	5
1	0	1	4
1	1	0	3
1	1	1	2


WPROM 1 Bit	WPROM 0 Bit	M (TClock)
0	0	3
0	1	2
1	0	1
1	1	_

Remarks 1. Do not set CLKSEL (2:0) signal = 111.

2. Do not set CLKSEL (2:0) signal = 110, 101 with 131 MHz model.




(9) Page ROM parameter (2/2)





(10) Flash memory mode write parameter


Parameter	Symbol	Condition	MIN.	MAX.	Unit
Write cycle time	t avav		150		ns
Address setup time (to WR# ↑)	t avwh		75		ns
Address setup time (to ROMCS (0:3)# \downarrow)	tavel		0		ns
ROMCS (0:3)# setup time (to WR#↓)	t ELWL		10		ns
WR# low-level width	twlwh		75		ns
ROMCS (0:3)# hold time (from WR# ↑)	twheh		10		ns
Address hold time (from WR# ↑)	twhax		10		ns
WR# high-level width	twhwL		75		ns
Address setup time (to WR# \downarrow)	t avwl		25		ns
Data output setup time (to WR# ↑)	tоvwн		75		ns
Data output hold time (from WR# ↑)	twndx		10		ns





(11) Flash memory mode read parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Data output delay time from address	tavqv		180		ns
Data output delay time from ROMCS (0:3)#	t ELQV		180		ns
Address setup time (to ROMCS (0:3)# \downarrow)	t avel		0		ns
Data output delay time from RD# \downarrow	t GLQV		80		ns
Address setup time (to RD# \downarrow)	t AVGL		0		ns
ROMCS (0:3)# hold time (from RD# ↑)	t GHEH		10		ns
Address hold time (from RD# ↑)	t GHAX		10		ns
RD# high-level width	t GHGL		75		ns
Data input setup time	tos		0		ns
Data input hold time	tон		5		ns
ROMCS (0:3)# setup time (to RD# ↓)	t ELGL		10		ns





(12) System bus parameter (IOCHRDY) (1/3)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
BUSCLK high-level width	t _{BCLKH1}	Note 1	45		ns
	tBCLKH2	Note 2	10		ns
BUSCLK low-level width	tBCLKL1	Note 1	45		ns
	tBCLKL2	Note 2	10		ns
Address setup time (to BUSCLK)	tavck		15		ns
Address setup time (to command signal \downarrow) Notes 3, 4	tavcl		T × N – 29		ns
Command signal setup time (to BUSCLK)Note 3	tclck		15		ns
Command signal low-level width Notes 3, 4	t clch		$2 \times T \times N - 29$		ns
Address hold time (from command signal ↑) Note 3	t CHAV		25		ns
Command signal recovery time Notes 3, 4	tchcl		T × (N + 1) – 29		ns
IOCHRDY sampling time Note 4	tclr		0	T × N – 44	ns
Command signal ↑ delay time from IOCHRDY ↑ Notes 3, 4	trhch		T×N	2 × T × N + 29	ns
IOCHRDY hold time (from command signal ↑) Note 3	tchrl		0		ns
Data output setup time (to command signal \downarrow) Note 3	t DVCL		0		ns
Data output hold time (from command signal 1) Note 3	tchdv		25		ns
MEMCS16#/IOCS16# sampling start time Note 4	tavsv1		$2 \times T \times N - 44$		ns
MEMCS16#/IOCS16# hold time (from command signal \downarrow) Note 3	tchsv		0		ns
Data input setup time	tos		0		ns
Data input hold time	tон		5		ns

- Notes 1. Applied to BUSCLK pin when BSEL bit of BCUCNTREG3 register is 0.
 - 2. Applied to BUSCLK pin when BSEL bit of BCUCNTREG3 register is 1.
 - 3. With the V_R4121, the MEMW#, MEMR#, IOW#, and IOR# signals are called the command signals for the system bus interface.
 - **4.** The value of N is set by using the WISAA (0:2) bits of the BCUSPEEDREG register. The value of T is set by using the CLKSEL (0:2) signals (TxD/CLKSEL2, RTS#/CLKSEL1, and DTR#/CLKSEL0 pins).

CLKSEL2 Signal	CLKSEL1 Signal	CLKSEL0 Signal	T (ns)
1	1	1	RFU
1	1	0	35
1	0	1	33
1	0	0	30
0	1	1	33
0	1	0	30
0	0	1	33
0	0	0	38


WISAA2 Bit	WISAA1 Bit	WISAA0 Bit	N (TClock)
0	0	0	8
0	0	1	7
0	1	0	6
0	1	1	5
1 ^{Note}	O ^{Note}	O ^{Note}	4
1 ^{Note}	O ^{Note}	1 Note	3
1	1	0	
1	1	1	

- Remarks 1. Do not set CLKSEL (2:0) signal = 111.
 - 2. Do not set CLKSEL (2:0) signal = 110, 101 with 131 MHz model.

Note If the WISAA (0:2) bits are set to 100 or high when BSEL bit of BCUCNTREG3 register is 0, the AC characteristics of tavcκ and tclcκ are not guaranteed.



(12) System bus parameter (IOCHRDY) (2/3)




Notes 1. This indicates that there are four possible relationships between BUSCLK signal and other system bus interface signals.

2. This indicates the minimum setup time to the BUSCLK signal rising or falling edge.

Remark The broken lines indicate high impedance.



(12) System bus parameter (IOCHRDY) (3/3)





(13) System bus parameter (ZWS#) (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Address setup time (to BUSCLK)	tavck		15		ns
Address setup time (to command signal ↓) ^{Notes 1, 2}	tavcl		T × N – 29		ns
Command signal setup time (to BUSCLK)Note 1	tclck		15		ns
Command signal low-level width ^{Notes 1, 2}	t CLCH		T × N – 19		ns
Address hold time (from command signal ↑) ^{Note 1}	t CHAV		25		ns
Command signal recovery time ^{Notes 1, 2}	tchcl		T × (N + 1) – 29		ns
ZWS# ↓ delay time from command signal ↓ Notes 1, 2	tclzl			$T \times (N-1) - 20$	ns
ZWS# hold time (from command signal ↑) ^{Note 1}	t cHZH		0		ns
Data output setup time (to command signal ↓) ^{Note 1}	tovcl		0		ns
Data output hold time (from command signal ↑) ^{Note 1}	tchdv		25		ns
MEMCS16#/IOCS16# sampling start time ^{Note 2}	tavsv2		$2 \times T \times (N-1)$		ns
			- 44		
MEMCS16#/IOCS16# hold time (from command signal ↑) ^{Note 1}	tchsv		0		ns
Data input setup time	tos		0		ns
Data input hold time	tон		5		ns

- **Notes 1.** With the V_R4121, the MEMW#, MEMR#, IOW#, and IOR# signals are called the command signals for the system bus interface.
 - 2. The value of N is set by using the WISAA (0:2) bits of the BCUSPEEDREG register.

 The value of T is set by using the CLKSEL (0:2) signals (TxD/CLKSEL2, RTS#/CLKSEL1, and DTR#/CLKSEL0 pins).


CLKSEL2 Signal	CLKSEL1 Signal	CLKSEL0 Signal	T (ns)
1	1	1	RFU
1	1	0	35
1	0	1	33
1	0	0	30
0	1	1	33
0	1	0	30
0	0	1	33
0	0	0	38

WISAA2 Bit	WISAA1 Bit	WISAA0 Bit	N (TClock)
0	0	0	8
0	0	1	7
0	1	0	6
0	1	1	5
Note 1	0 Note	0 Note	4
1 Note	0 Note	1 Note	3
1	1	0	
1	1	1	_

- **Remarks 1.** Do not set CLKSEL (2:0) signal = 111.
 - 2. Do not set CLKSEL (2:0) signal = 110, 101 with 131 MHz model.

Note If the WISAA (0:2) bits are set to 100 or high, the AC characteristics of tclcκ and tavcκ are not guaranteed.

(13) System bus parameter (ZWS#) (2/2)



Notes 1. This indicates that there are four possible relationships between BUSCLK signal and other system bus interface signals.

2. This indicates the minimum setup time to the BUSCLK signal rising or falling edge.

Remark The broken lines indicate high impedance.



(14) High-speed system bus parameter (IOCHRDY) (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Address setup time (to command signal ↓) ^{Notes 1, 2}	tavcl		T × N – 29		ns
Command signal low-level width Notes 1, 2	tclch		$T \times (N + M) - 29$		ns
Address hold time (from command signal ↑) ^{Note 1}	t CHAV		25		ns
Command signal recovery time ^{Notes 1, 2}	tchcl		$T\times(N+1)-29$		ns
IOCHRDY sampling start time	tclr		0		ns
Command signal ↑ delay time from IOCHRDY ↑Notes 1, 2	trhch		$T \times M$	$T \times (N + M) + 29$	ns
IOCHRDY hold time (from command signal ↑) ^{Note 1}	tchrl		0		ns
Data output setup time (to command signal ↓) ^{Note 1}	tovcl		–15		ns
Data output hold time (from command signal ↑) ^{Note 1}	tchdv		25		ns
MEMCS16#/IOCS16# sampling start timeNote 2	tavsv1		$2\times T\times N-44$		ns
MEMCS16#/IOCS16# hold time (from command signal ↑) ^{Note 1}	tchsv		0		ns
Data input setup time	tos		0		ns
Data input hold time	t DH		5		ns

- **Notes 1.** With the V_R4121, the MEMW# and MEMR# signals are called the command signals for the high-speed system bus interface.
 - 2. The values of N and M are set by using the WLCD/M (0:2) bits of the BCUSPEEDREG register. The value of T is set by using the CLKSEL (0:2) signals (TxD/CLKSEL2, RTS#/CLKSEL1, and DTR#/CLKSEL0 pins).

CLKSEL2 Signal	CLKSEL1 Signal	CLKSEL0 Signal	T (ns)
1	1	1	RFU
1	1	0	35
1	0	1	33
1	0	0	30
0	1	1	33
0	1	0	30
0	0	1	33
0	0	0	38


WLCD/M2 Bit	WLCD/M1 Bit	WLCD/M0 Bit	N (TClock)	M (TClock)
0	0	0	8	8
0	0	1	7	7
0	1	0	6	6
0	1	1	5	5
1	0	0	4	4
1	0	1	3	3
1	1	0	2	2
1	1	1	1	2

Remarks 1. Do not set CLKSEL (2:0) signal = 111.

2. Do not set CLKSEL (2:0) signal = 110, 101 with 131 MHz model.



(14) High-speed system bus parameter (IOCHRDY) (2/2)





(15) High-speed system bus parameter (ZWS#) (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Address setup time (to command signal ↓) ^{Notes 1, 2}	tavcl		T × N – 29		ns
Command signal low-level width Notes 1, 2	t clch		T × N – 19		ns
Address hold time (from command signal ↑) ^{Note 1}	t CHAV		25		ns
Command signal recovery time ^{Notes 1, 2}	tchcl		$T\times(N+1)-29$		ns
ZWS# \downarrow delay time from command signal $\downarrow^{ ext{Notes 1, 2}}$	t CLZL			$T \times (N-1) - 20$	ns
ZWS# signal hold time (from command signal 1)Note 1	t cHZH		0		ns
Data output setup time (to command signal ↓) ^{Note 1}	t DVCL		-15		ns
Data output hold time (from command signal 1)Note 1	tchdv		25		ns
MEMCS16#/IOCS16# sampling start time ^{Note 2}	tavsv2		$2 \times T \times (N-1) \\ -44$		ns
MEMCS16#/IOCS16# hold time (from command signal ↑)Note 1	tchsv		0		ns
Data input setup time	tos		0		ns
Data input hold time	tон		5		ns

- **Notes 1.** With the V_R4121, the MEMW# and MEMR# signals are called the command signals for the high-speed system bus interface.
 - 2. The value of N is set by using the WISAA (0:2) bits of the BCUSPEEDREG register.

 The value of T is set by using the CLKSEL (0:2) signals (TxD/CLKSEL2, RTS#/CLKSEL1, and DTR#/CLKSEL0 pins).

CLKSEL2 Signal	CLKSEL1 Signal	CLKSEL0 Signal	T (ns)
1	1	1	RFU
1	1	0	35
1	0	1	33
1	0	0	30
0	1	1	33
0	1	0	30
0	0	1	33
0	0	0	38


WISAA2 Bit	WISAA1 Bit	WISAA0 Bit	N (TClock)
0	0	0	8
0	0	1	7
0	1	0	6
0	1	1	5
1	0	0	4
1	0	1	3
1	1	0	2
1	1	1	1

Remarks 1. Do not set CLKSEL (2:0) signal = 111.

2. Do not set CLKSEL (2:0) signal = 110, 101 with 131 MHz model.



(15) High-speed system bus parameter (ZWS#) (2/2)





(16) LCD interface parameter (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Address setup time (to command signal ↓) ^{Note 1}	tas		15		ns
Address hold time (from command signal ↑) ^{Note 1}	t AH		0		ns
Command signal recovery time ^{Note 1}	try		30		ns
LCDRDY sampling start time	tclr		0		ns
Command signal delay time from LCDRDY ↑Notes 1, 2	t RHCH		$T \times N$	$T \times (N + 2) + 29$	ns
LCDRDY hold time (from command signal ↑) ^{Note 1}	tryz		0		ns
Data output setup time (to command signal ↑) ^{Notes 1, 2}	t DVCH		T × (N + 2)		ns
Data output hold time (from command signal ↑) ^{Note 1}	tchdv		25		ns
Data input setup time (to command signal ↑) ^{Note 1}	tos		0		ns
Data input hold time (from command signal ↑) ^{Note 1}	tон		5		ns

Notes 1. With the VR4121, the RD# and WR# signals are called the command signals for the LCD interface.

2. The values of N is set by using the WLCD/M (0:1) bits of the BCUSPEEDREG register.

The value of T is set by using the CLKSEL (0:2) signals (TxD/CLKSEL2, RTS#/CLKSEL1, and DTR#/CLKSEL0 pins).

CLKSEL2 Signal	CLKSEL1 Signal	CLKSEL0 Signal	T (ns)
1	1	1	RFU
1	1	0	35
1	0	1	33
1	0	0	30
0	1	1	33
0	1	0	30
0	0	1	33
0	0	0	38


WLCD/M1 Bit	WLCD/M0 Bit	N (TClock)
0	0	8
0	1	6
1	0	4
1	1	2

Remarks 1. Do not set CLKSEL (2:0) signal = 111.

2. Do not set CLKSEL (2:0) signal = 110, 101 with 131 MHz model.



(16) LCD interface parameter (2/2)





(17) Bus hold parameter (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
HLDRQ# input pulse width ^{Note}	t FHP	In Fullspeed/Standby mode	5T		ns
Data floating delay time	t FOFF	In Fullspeed/Standby mode	0		ns
Data valid delay time	t FON	In Fullspeed/Standby mode	0		ns
HLDRQ# input pulse width ^{Note}	t shp	In Suspend mode	12T		ns
Data floating delay time	tsoff	In Suspend mode	0		ns
Data valid delay time	tson	In Suspend mode	0		ns
MRAS (0:3)# precharge time	trps	In Suspend mode	110		ns
UCAS#/LCAS# setup time	tcsr	In Suspend mode	5		ns

Note The value of T is set by using the CLKSEL (0:2) signals (TxD/CLKSEL2, RTS#/CLKSEL1, and DTR#/CLKSEL0 pins).

CLKSEL2 Signal	CLKSEL1 Signal	CLKSEL0 Signal	T (ns)
1	1	1	RFU
1	1	0	35
1	0	1	33
1	0	0	30
0	1	1	33
0	1	0	30
0	0	1	33
0	0	0	38


Remarks 1. Do not set CLKSEL (2:0) signal = 111.

2. Do not set CLKSEL (2:0) signal = 110, 101 with 131 MHz model.




(17) Bus hold parameter (2/2)

(a) Bus hold in Fullspeed/Standby mode



(b) Bus hold in Suspend mode



Remark The broken lines indicate high impedance.



(18) Keyboard Interface parameter (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
KSCAN (0:11) high-level width	tscan		30 (K + 2) – 1	30.16 (K + 2) + 1	μs
Idle time (KSCAN (n+1) \uparrow from KSCANn \downarrow)	tkwait		30 (L + 1) – 1	30.16 (L + 1) + 1	μs
Key scan interval time	tĸı		30M – 1	30.16M + 1	μs
Key input setup time (to KSCANn ↑)	tĸs		30 (N + 1) – 1		μs
Key input hold time (from KSCANn ↑)	tкн		0		μs

Notes 1. K: Sum of the values set to the T1CNT (0:4) bits and T2CNT (0:4) bits of the KIUWKS register


2. L: Value set to the T3CNT (0:4) bits of the KIUWKS register

3. M: Value set to KIUWKI register


4. N: Value set to the T1CNT (0:4) bits of the KIUWKS register

5. n = 0 to 11

(a) Keyboard scan parameter 1




(b) Keyboard scan parameter 2



(18) Keyboard Interface parameter (2/2)

(c) Keyboard port parameter






(19) Serial interface parameter (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
TxD output pulse width ^{Note}	t TXD		N – 1	N + 1	μs
RxD input pulse width ^{Note}	t RXD		(9/16) × N		μs
IRDOUT# high-level output pulse width ^{Note}	tirdout		(3/16) × N – 1	(3/16) × N + 1	μs
IRDIN input pulse width	tirdin		1		μs

Note N: Data transfer rate per bit, which is determined by the divisor of the baud-rate generator that is set with the SIUDLL and SIUDLM registers.

Baud Rate (bps)	SIUDLM, SIUDLL Resister	N (μs)
50	23,040	20,000
75	15,360	13,333
110	10,473	9,091
134.5	8,565	7,435
150	7,680	6,667
300	3,840	3,333
600	1,920	1,667
1,200	920	833
1,800	640	556
2,000	573	500
2,400	480	417
3,600	320	278
4,800	240	208
7,200	160	139
9,600	120	104
19,200	60	52.1
38,400	30	26.0
56,000	21	17.9
128,000	9	7.81
144,000	8	6.94
192,000	6	5.21
230,400	5	4.34
288,000	4	3.47
384,000	3	2.60
576,000	2	1.74
1,152,000	1	0.868

(19) Serial interface parameter (2/2)






(20) Debug serial interface parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
DDOUT output pulse width ^{Note}	t ddout		N – 1	N + 1	μs
DDIN input pulse width ^{Note}	tddin		(9/16) × N		μs

Note N: Transfer rate of baud rate per bit set to the BPR0 bits of the BPRM0REG register.

BPR0 (2:0) Bits	Baud Rate (bps)	N (μs)
111	115,200	8.68
110	57,600	17.36
101	38,400	26.04
100	19,200	52.03
011	9,600	104.16
010	4,800	208.33
001	2,400	416.66
000	1,200	833.33



(21) HSP interface parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
SDO output delay time ^{Note 1}	tsdod			15	ns
SDI setup time ^{Note 2}	tsdis		25		ns
SDI hold time ^{Note 2}	tsын		0		ns
FS setup time ^{Note 2}	t FSIS		20		ns
FS hold time ^{Note 2}	t FSIH		0		ns

 $\textbf{Notes 1.} \ \ \textbf{The reference clock of this parameter is the rising edge of HSPSCLK signal.}$


2. The reference clock of this parameter is the falling edge of HSPSCLK signal.



(22) SDRAM interface parameter

Parameter	Symbol	Condition	MIN.	MAX.	Unit
SCLK clock cycle	tsclk		13.7		ns
SCLK high-level width	tsclkh		3.5		ns
SCLK low-level width	tsclkl		3.5		ns
Data output delay time (from SCLK ↑)	tоsм		1.1	10.7	ns
Address output delay time (from SCLK \downarrow)	t DSA		-5.8	17.6	ns
WR# output delay time (from SCLK ↑)	tosw		1.1	24.5	ns
Data input setup time	tsps	Note	6.2		ns
Data input hold time	t sdH	Note	2.9		ns

Note DATA (0:15) pins and DATA (16:31)/GPIO (16:31) pins in 32-bit mode



- **Notes 1.** MRAS (0:1)#, ROMCS (2:3)#, UUCAS#/MRAS3#, ULCAS#/MRAS2#, UCAS#, LCAS#, CKE, and DATA (0:15) pins, and DATA (16:31)/GPIO (16:31) pins in 32-bit mode
 - 2. DATA (0:15) pins, and DATA (16:31)/GPIO (16:31) pins in 32-bit mode

Remark The broken lines indicate high impedance.



A/D Converter Characteristics (131 MHz model: $T_A = -10 \text{ to } +70^{\circ}\text{C}$, $V_{DD2} = 2.3 \text{ to } 2.7 \text{ V}$, $V_{DD3} = 3.0 \text{ to } 3.45 \text{ V}$ 168 MHz model: $T_A = -10 \text{ to } +70^{\circ}\text{C}$, $V_{DD2} = 2.6 \text{ to } 2.7 \text{ V}$, $V_{DD3} = 3.0 \text{ to } 3.45 \text{ V}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Resolution			10			bit
Zero-scale error ^{Notes 1, 2}	ZSE		0	±4.0		LSB
Full-scale error ^{Notes 1, 2}	RSE		0	±5.0		LSB
Integral linearity error ^{Notes 1, 2}	INL		0	±3.0		LSB
Differential linearity error ^{Notes 1, 2}	DNL		0	±3.0		LSB
Analog input voltage ^{Notes 1, 3}	VIAN		-0.3		AV _{DD} + 0.3	V

Notes 1. Applied to TPX (0:1), TPY (0:1), ADIN (0:2), and AUDIOIN pins.

- 2. Quantization error is excluded.
- **3.** AV_{DD} is a voltage on the AV_{DD} pin that is V_{DD} dedicated to the A/D converter.

D/A Converter Characteristics (131 MHz model: $T_A = -10 \text{ to } +70^{\circ}\text{C}$, $V_{DD2} = 2.3 \text{ to } 2.7 \text{ V}$, $V_{DD3} = 3.0 \text{ to } 3.45 \text{ V}$ 168 MHz model: $T_A = -10 \text{ to } +70^{\circ}\text{C}$, $V_{DD2} = 2.6 \text{ to } 2.7 \text{ V}$, $V_{DD3} = 3.0 \text{ to } 3.45 \text{ V}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Resolution			10			bit
Integral linearity error ^{Notes 1, 2}	INL		0	±3.0		LSB
Differential linearity error ^{Notes 1, 2}	DNL		0	±3.0		LSB

Notes 1. Applied to AUDIOOUT pin.

2. Quantization error is excluded.


Load Coefficient (Delay Time per Load Capacitance)


Parameter	Symbol	Condition	Rat	Rating	
			MIN.	MAX.	
Load coefficient	CLD			5	ns/20 pF

Caution Because NEC confirmed the characteristics by simulation at the design phase, screening on shipment is omitted.

3. PACKAGE DRAWING

224-PIN PLASTIC FBGA (16x16)





ITEM	MILLIMETERS
Α	16.00±0.10
В	15.4
С	15.4
D	16.00±0.10
Е	1.20
F	0.8 (T.P.)
G	0.35±0.1
Н	0.36
I	0.96
J	1.31±0.15
K	0.10
L	ϕ 0.50 $^{+0.05}_{-0.10}$
М	0.08
Р	C1.0
Q	R0.3
R	25°
W	0.20
Y1	0.20
	S224S1-80-3C-2



4. RECOMMENDED SOLERING CONDITIONS

The $\mu PD30121$ should be soldered and mounted under the following recommended conditions.

For details of recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 4-1. Surface Mounting Type Soldering Conditions

 μ PD30121F1-131-GA1: 224-pin plastic FBGA (16 × 16) μ PD30121F1-168-GA1: 224-pin plastic FBGA (16 × 16)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Time: 30 seconds max. (at 210°C or higher), Count: 2 times max., Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours.)	IR30-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: 2 times max. , Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours.)	VP15-103-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).



[MEMO]

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130

Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil

Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1



Reference document Electrical Characteristics for Microcomputer (IEI-601)^{Note}

Note This document number is that of the Japanese version.

The documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

VR4120, VR4121, and VR Series are trademarks of NEC Corporation.

MIPS is a registered trademark of MIPS Technologies, Inc. in the United States.

The technology used for the HSP (Modem Interface Unit) incorporated in this product is the intellectual porperty of the PC-TEL, Incorporated. The use of this interface in product development therefore requires the prior approval of PC-TEL, Incorporated.

Exporting this product or equipment that includes this product may require a governmental license from the U.S.A. for some countries because this product utilizes technologies limited by the export control regulations of the U.S.A.

- The information in this document is current as of June, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).