## 5000-BIT $\times 3$ CCD COLOR LINEAR IMAGE SENSOR

The $\mu$ PD3725A is a high sensitivity 5000-bit $\times 3$ CCD (Charge Coupled Device) color linear image sensor which changes optical images to electrical signal and has the function of color separation.

The $\mu$ PD3725A has 3 rows of 5000-bit photocell array and 6 rows of 2500 -bit charge transferred register, so it is suitable for high resolution color image scanners and digital color copiers.

## FEATURES

- Valid photocell :5000-bit $\times 3$
- Photocell's pitch : $14 \mu \mathrm{~m}$
- Line distance $: 112 \mu \mathrm{~m}$ (8 lines) R (red) bit-G(green) bit, Gbit-B(blue)bit
- Color filter : Primary colors (red, green and blue), pigment filter (with light resistance $1^{7} 1 \mathrm{l} \cdot$ Hour)
- Resolution : $16 \mathrm{dot} / \mathrm{mm}$ across the shorter side of a B4-size $(257 \times 364 \mathrm{~mm})$ sheet
- Drive clock level : CMOS output under 5 V operation
- Data rate : 16 MHz MAX.
- High speed scan : $320 \mu \mathrm{~s} / \mathrm{line}$
- Power supply : +12 V

CHANGED POINTS from the $\mu$ PD3725D-01

- Pins 18 and 15, 17 and 14, 11 and 8, 12 and 9 are each connected inside of the device (refer to BLOCK DIAGRAM).
- The specification of the total transfer efficiency (TTE) is improved from $92 \%$ to $93.5 \%$ (MIN.) (refer to ELECTRICAL CHARACTERISTICS).


## ORDERING INFORMATION

| Part Number | Package |
| :--- | :---: |
| $\mu$ PD3725AD | CCD linear image sensor $24-$ pin ceramic DIP $(600 \mathrm{mil})$ |

## BLOCK DIAGRAM



## PIN CONFIGURATIONS (Top View)

CCD linear image sensor 24 -pin ceramic DIP ( 600 mil )


## PHOTOCELL STRUCTURE DIAGRAM



## 

| Parameter | Symbol | Ratings | Unit |
| :--- | :--- | :--- | :---: |
| Output drain voltage | $\mathrm{V}_{\text {OD }}$ | -0.3 to +15 | V |
| Shift register clock voltage | $\mathrm{V}_{\phi 1}, \mathrm{~V}_{\phi 2}$ | -0.3 to +15 | V |
| Reset signal voltage | $\mathrm{V}_{\phi R 1 \mathrm{~B}, ~} \mathrm{~V}_{\phi R 2 B}$ | -0.3 to +15 | V |
| Transfer gate signal voltage | $\mathrm{V}_{\phi \text { TG }}$ | -0.3 to +15 | V |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ | -25 to +60 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -40 to +100 | ${ }^{\circ} \mathrm{C}$ |

Caution Exposure to Absolute Maximum Rating for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently.

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}^{\circ} \mathrm{C}$ )

| Parameter | Symbol | MIN. | TYP. | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output drain voltage | Vod | 11.4 | 12.0 | 12.6 | V |
| Shift register clock signal high level | $\mathrm{V}_{\phi 1 \mathrm{H}}, \mathrm{V}_{\phi 2 \mathrm{H}}$ | 4.5 | 5 | 5.5 | V |
| Shift register clock signal low level | $\mathrm{V}_{\phi 1 \mathrm{~L}} \mathrm{~V}_{\phi 2 \mathrm{~L}}$ | -0.3 | 0 | +0.5 | V |
| Reset signal high level | $\mathrm{V}_{\phi \text { R1b }}{ }^{\text {, }} \mathrm{V}_{\phi \text { R2bH }}$ | 4.5 | 5 | 5.5 | V |
| Reset signal low level | $\mathrm{V}_{\phi \text { R1bL, }} \mathrm{V}_{\phi \text { R2bL }}$ | -0.3 | 0 | +0.5 | V |
| Transfer gate signal high level | $\mathrm{V}_{\text {¢TGH }}$ | 4.5 | 5 | 5.5 | V |
| Transfer gate signal low level | $\mathrm{V}_{\text {¢TGL }}$ | -0.3 | 0 | +0.5 | V |
| Data rate | $2 \times \mathrm{f}_{\phi R 1 \mathrm{~B}}, 2 \times \mathrm{f}_{\phi R 2 \mathrm{~B}}$ | - | 2 | 16 | MHz |

Remark $\phi 1$ : $\phi 1 \mathrm{~A} 1$ to $\phi 1 \mathrm{~A} 4, \phi 1 \mathrm{~L}$
$\phi 2: \phi 2 \mathrm{~A} 1$ to $\phi 2 \mathrm{~A} 4, \phi 2 \mathrm{~L}$

## ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{VOD}=12 \mathrm{~V}$, $\mathrm{f}_{\phi} \mathrm{R} 1 \mathrm{~B}, \mathrm{f}_{\phi \mathrm{R} 2 \mathrm{~B}}=1 \mathrm{MHz}$, data rate $=2 \mathrm{MHz}$, storage time $=10 \mathrm{~ms}$, light source: 3200 K halogen lamp $+\mathrm{C}-500 \mathrm{~S}$ (infrared cut filter, $\mathrm{t}=1 \mathrm{~mm}$ ), input signal clock $=5 \mathrm{~V}$ pp

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Saturation voltage | $V_{\text {sat }}$ |  | 1.0 | 1.3 | - | V |
| Saturation exposure | SER |  |  | 0.3 |  | Ix•s |
|  | SEG |  |  | 0.3 |  | Ix•s |
|  | SEB |  |  | 0.6 |  | Ix•s |
| Photo response non-uniformity | PRNU | Vout $=500 \mathrm{mV}$ |  | $\pm 6$ | $\pm 15$ | \% |
| Average dark signal | ADS | Light shielding |  | 0.1 | 5 | mV |
| Dark signal non-uniformity | DSNU | Light shielding | -5 | 0.5 | +5 | mV |
| Power consumption | Pw |  |  | 300 | 500 | mW |
| Output impedance | Zo |  |  | 0.5 | 1 | $\mathrm{k} \Omega$ |
| Response | RR |  | 2.71 | 3.87 | 5.03 | V/Ix•s |
|  | $\mathrm{RG}_{\mathrm{g}}$ |  | 2.66 | 3.80 | 4.91 | V/IX $\cdot \mathrm{s}$ |
|  | Rв |  | 1.45 | 2.07 | 2.70 | V/IX $\cdot \mathrm{S}$ |
| Image lag | IL | Vout $=500 \mathrm{mV}$ |  | 2 | 5 | \% |
| Offset level ${ }^{\text {Note } 1}$ | Vos |  | 4 | 6 | 8 | V |
| Output fall delay time ${ }^{\text {Note } 2}$ | $\mathrm{td}_{d}$ |  | 33 | 40 | 47 | ns |
| Total transfer efficiency | TTE | $\mathrm{f}_{\text {¢R1B }}, \mathrm{f}_{\text {¢R2B }}=8 \mathrm{MHz}$, data rate $=16 \mathrm{MHz}$ | 93.5 | 98 |  | \% |
| Register imbalance | RI | Vout $=500 \mathrm{mV}$ | 0.0 |  | 4.0 | \% |
| Red response peak |  |  |  | 630 |  | nm |
| Green response peak |  |  |  | 540 |  | nm |
| Blue response peak |  |  |  | 460 |  | nm |
| Dynamic range | DR | $\mathrm{V}_{\text {sat/ } / \text { /SNU }}$ |  | 2600 |  | times |
| Reset feed through noise | RFSN | Light shielding |  | 300 | 500 | mV |

Notes 1. Refer to TIMING CHART 3, 5.
2. Each fall delay time of $\phi 1 \mathrm{~L}$ and $\phi 2 \mathrm{~L}$ ( $\mathrm{t}_{11}, \mathrm{t}_{27}$ and $\mathrm{t}_{1}, \mathrm{t}_{37}$ ) is the TYP. value (refer to TIMING CHART 3,5).

## INPUT PIN CAPACITANCE

| Parameter | Symbol | Pin name | Pin No. | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer gate pin capacitance | Сфтя | $\phi$ TG1 | 16 |  | 300 | 450 | pF |
|  |  | ¢TG2 | 13 |  |  |  |  |
|  |  | ¢TG3 | 10 |  |  |  |  |
| Reset clock pin capacitance | $\mathrm{C} \phi_{\mathrm{R}}$ | $\phi$ R1B | 20 |  | 50 | 80 | pF |
|  |  | $\phi$ R2B | 5 |  |  |  |  |
| Last stage shift register clock pin capacitance | C $¢\llcorner$ | $\phi 1 \mathrm{~L}$ | 19 |  | 100 | 150 | pF |
|  |  | ¢2L | 6 |  |  |  |  |
| Shift register clock pin capacitance A | C A $^{\text {a }}$ | $\phi 1 \mathrm{~A} 1$ | 18 |  | 250 | 380 | pF |
|  |  | $\phi 1$ A4 | 8 |  |  |  |  |
|  |  | 中2A1 | 17 |  |  |  |  |
|  |  | ¢2A4 | 9 |  |  |  |  |
| Shift register clock pin capacitance B | C ¢ $^{\text {b }}$ | $\phi 1$ A2 | 15 |  | 500 | 750 | pF |
|  |  | $\phi 1$ A3 | 11 |  |  |  |  |
|  |  | ф2A2 | 14 |  |  |  |  |
|  |  | 中2A3 | 12 |  |  |  |  |

TIMING CHART 1


Caution Pins 18 ( $\phi 1 \mathrm{~A} 1$ ) and 15 ( $\phi 1 \mathrm{~A} 2$ ), 11 ( $\phi 1 \mathrm{~A} 3$ ) and $8(\phi 1 \mathrm{~A} 4$ ) are each connected inside of the device, so do not input different timings to them. And also pins 17 ( $\phi 2 \mathrm{~A} 1$ ) and 14 ( $\phi 2 \mathrm{~A} 2$ ), 12 ( $\phi 2 \mathrm{~A} 3$ ) and 9 ( $\phi 2 \mathrm{~A} 4$ ) are each connected inside of the device, so do not input different timings to them (refer to BLOCK DIAGRAM).


TIMING CHART 3 (Usual speed drive $f \phi R 1 B, f \phi R 2 B=1$ to 5 MHz )


TIMING CHART 4


## Recommended Timing

| Symbol | MIN. | TYP. | MAX. |
| :--- | :---: | :---: | :---: |
| $t_{1}, t_{11}$ | 0 | 10 | - |
| $t_{2}, t_{12}$ | 0 | 50 | - |
| $t_{3}, t_{5}, t_{13}, t_{15}$ | 0 | 5 | - |
| $t_{4}, t_{14}$ | 20 | 50 | - |
| $t_{6}, t_{16}$ | 20 | 50 | - |
| $t_{7}, t_{17}$ | 20 | 50 | - |
| $t_{8,}, t_{18}$ | 0 | 50 | - |
| $t_{9}, t_{19}$ | 1000 | 2000 | - |
| $t_{10}$ | 100 | 500 | - |

$\phi 1 \mathrm{~A}, \phi 2 \mathrm{~A}$ cross points

$\phi 1 \mathrm{~L}, \phi 2 \mathrm{~A}$ cross points

$\phi 1 \mathrm{~A}, \phi 2 \mathrm{~L}$ cross points


Remark 1. Adjust input resistance of each pin for cross points $(\phi 1 A, \phi 2 A),(\phi 1 \mathrm{~L}, \phi 2 \mathrm{~A})$ and $(\phi 1 \mathrm{~A}, \phi 2 \mathrm{~L})$
2. $\phi 1 \mathrm{~A}: \phi 1 \mathrm{~A} 1$ to $\phi 1 \mathrm{~A} 4$
$\phi 2 \mathrm{~A}: \phi 2 \mathrm{~A} 1$ to $\phi 2 \mathrm{~A} 4$

TIMING CHART5 (High speed drive $f \phi R 1 \mathrm{~B}, \mathrm{f} \phi \mathrm{R} 2 \mathrm{~B}=5$ to 8 MHz )


Recommended Timing (High speed drive $f \phi R 1 \mathrm{~B}, \mathrm{f} \phi$ R2B $=5$ to 8 MHz )

| Symbol | MIN. | TYP. | MAX. |
| :--- | :---: | :---: | :---: |
| $t_{21}, t_{31}$ | 0 | 10 | - |
| $t_{22}, t_{32}$ | 0 | 30 | - |
| $t_{23}, t_{25}, t_{33}, t_{35}$ | 0 | 5 | - |
| $t_{24}, t_{34}$ | 20 | $t_{30} / 2$ | - |
| $t_{26}, t_{36}$ | 10 | 20 | - |
| $t_{27}, t_{37}$ | 0 | 10 | - |
| $t_{30}$ | 60 | 100 | - |

Caution When driving $\mu$ PD3725A according to timing shown in TIMING CHART 3 at high speed, period of signal output is shorten, therefore data may not be sampled normally.
To sample data normally, drive $\mu$ PD3725A according to timing shown in TIMING CHART 5. To extend the period of signal output, falling edge of last gate shift register clock $\phi 1 \mathrm{~L}, \phi 2 \mathrm{~L}$ should be earlier than that of shift register clock $\phi 1 \mathrm{~A}, \phi 2 \mathrm{~A}$.
When making the falling edge of $\phi 1 \mathrm{~L}, \phi 2 \mathrm{~L}$ early, output signal is effected by noise from reset clock $\phi R 1 B, \phi$ R2B. To avoid the effection of this noise, the falling edge of $\phi \mathbf{R 1 B}, \phi \mathbf{R} 2 \mathrm{~B}$ should be set earlier.
Driving at high speed, drive capability is necessary to be powered up. So design the peripheral circuit referring to peripheral circuit example 2.

## DEFINITIONS OF CHARACTERISTIC ITEMS

1. Saturation voltage: $\mathrm{V}_{\text {sat }}$

Output signal voltage at which the response linearity is lost.
2. Saturation exposure: SE

Product of intensity of illumination (Ix) and storage time(s) when saturation of output voltage occurs.
3. Photo response non-uniformity: PRNU

The peak/bottom ratio to the average output voltage of all the valid bits calculated by the following formula.

$$
\operatorname{PRNU}(\%)=\left(\frac{\mathrm{V}_{\text {max. or }} \mathrm{V}_{\text {min. }}}{\frac{1}{n} \sum_{j=1}^{n} V_{j}}-1\right) \times 100
$$

n : Number of valid bits
$\mathrm{V}_{\mathrm{j}}$ : Output voltage of each bit

4. Average dark signal: ADS

Output average voltage in light shielding

$$
\operatorname{ADS}(m V)=\frac{1}{n} \sum_{j=1}^{n} V_{j}
$$

5. Dark signal non-uniformity: DSNU

The difference between peak or bottom output voltage in light shielding and ADS.

6. Output impedance: Zo

Output pin impedance viewed from outside.
7. Response: R

Output voltage divided by exposure ( $\mathrm{I} \cdot \mathrm{s} \mathrm{S}$ ).
Note that the response varies with a light source.
8. Image Lag: IL

The rate between the last output voltage and the next one after read out the data of a line.

9. Register Imbalance: RI

The rate of the difference between the averages of the output voltage of Odd and Even bits, against the average output voltage of all the valid bits.

$$
R I=\frac{\frac{2}{n}\left|\sum_{j=1}^{\frac{n}{2}}\left(V_{2 j-1}-V_{2 j}\right)\right|}{\frac{1}{n} \sum_{j=1}^{n} V_{j}} \times 100(\%)
$$

## STANDARD CHARACTERISTIC CURVES ( $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}^{\circ} \mathrm{C}$ )



बे PERIPHERAL CIRCUIT EXAMPLE 1


Remark Inverters: $\mu \mathrm{PD} 74 \mathrm{HC} 04$

PERIPHERAL CIRCUIT EXAMPLE 2 (For high speed drive)


Remarks 1. Inverters: 74AC04
2. For * inverter, use high speed inverter which has double driving capability of 74AC04

PACKAGE DIMENSIONS (Unit: mm)

## CCD LINEAR IMAGE SENSOR 24PIN CERAMIC DIP (600 mil)



## RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Type of Through Hole Device
$\mu$ PD3725AD : CCD linear image sensor 24-pin ceramic DIP (600 mil)

| Process | Conditions |
| :--- | :--- |
| Wave soldering (only to leads) | Solder temperature: $260^{\circ} \mathrm{C}$ or below, <br> Flow time: 10 seconds or less. |
| Partial heating method | Pin temperature: $260^{\circ} \mathrm{C}$ or below, <br> Heat time: 10 seconds or less (Per each lead). |

Caution For through hole devices, the wave soldering process must be applied only to leads, and make sure that the package body does not get jet soldered.

NEC $\mu$ PD3725A
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VdD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## [MEMO]

The application circuits and their parameters are for references only and are not intended for use in actual design-in's.
No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.
Anti-radioactive design is not implemented in this product.

