UVV Series 5x7 mm, 3.3 Volt, LVPECL/LVDS, VCXO









- Versatile VCXO to 800 MHz with good jitter (3 ps typical)
- Used in low jitter clock synthesizers and SONET applications


ACTUAL SIZE

Electrical Specifications


	UVV	1	0	R	1	L	Ν	00.000 MHz
Product Series								
Temperature Range								
1: 0°C to +70°C 2:								
6: -20°C to +70°C 8: 0	°C to +50°C							
Stability								
 Nominal per APR select 	tion							
Output Type								
R: Complementary, Enable	e Z: Complei	mentary	, w/o Ena	able				
Absolute Pull Range								
1: ±50 ppm (±35 ppm typ.	Stability) 2:	±100 pp	m (±20 p	pm typ.	Stability	0		
5: ±80 ppm (±25 ppm typ.	Stability) 8:	±25 ppn	n (±50 pp	om typ. \$	Stability)			
Symmetry/Output Logic Ty	ре ———							
L: 45/55% LVDS P: 45	55% PECL	H: 40	/60 % LVI	DS Q	: 40/609	% PECL		
Package/Lead Configuration	ons ———							
N: Leadless Ceramic (6 pa	ade)							







SUGGESTED SOLDER PAD LAYOUT



Pin Connections

PIN	FUNCTION			
1	Control Voltage			
2	Enable			
3	Ground			
4	Output1/ Q			
5	Output2/ Q			
6	+Vdd			

PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition	
Frequency Range	F	0.75		800	MHz		
Operating Temperature	TA	(See ordering information)					
Storage Temperature	TS	-55		+125	°C		
Frequency Stability	∆F/F	(See ordering information)				See Note 1	
Aging							
1st Year		-3/-5		+3/+5	ppm	<52 MHz / ≥52 MHz	
Thereafter (per year)		-1/-2		+1/+2	ppm	<52 MHz / ≥52 MHz	
Pullability/APR		(See ordering information)				See Note 2	
Control Voltage	Vc	0.3	1.65	3	V	Pin 1 Voltage	
Linearity			5	15	%	Positive Monotonic Slope	
Modulation Bandwidth	fm	10			kHz	-3 dB bandwidth	
Input Impedance	Zin	50k			Ohms		
Input Voltage	Vcc	3.135	3.3	3.456	V		
Input Current	lcc						
0.75 MHz to 24 MHz				70/30	mA	PECL/LVDS	
24 MHz to 96 MHz				100/60	mA	PELC/LVDS	
96 MHz to 800 MHz				110/60	mA	PECL/LVDS	
Output Type						PECL/LVDS	
Load					See Note 3		
		50 Ohms to Vcc –2 VDC				PECL waveform	
		100 Ohms differential load				LVDS waveform	
Symmetry (Duty Cycle)						Vcc-1.3 VDC (PECL)	
(Per Symmetry Code)		(See ordering Information)			0.5x (Vmax-Vmin) LVDS		
Output Skew				200	ps	PECL	
Differential Voltage	Vo	250	340	450	mV	LVDS	
Logic "1" Level	Voh	Vcc –1.02			V	PECL	
Logic "0" Level	Vol			Vcc –1.63	V	PECL	
Rise/Fall Time	Tr/Tf		.35	.55	ns	@ 20/80% LVPECL	
			.50	1.0	ns	@ 20/80% LVDS	
Enable/Disable Logic		80% Vcc min or N/C: output active 20% Vcc max: output disables to high-Z			Output Option R		
	ļ	20% Vcc ma		disables to hig			
Start up Time			5		ms		
Phase Jitter	ΦJ	100.11	3	5	ps RMS	Integrated 12 kHz – 20 MHz	
Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	20 kHz	100 kHz	Offset from carrier	
@ 19.44 MHz	-60	-90	-112	-140	-150	dBc/Hz	
@ 155.52 MHz	-60	-90	-112	-123	-120	dBc/Hz	

1. Stability given for deviation over temperature

2. APR specification inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging.
 3. PECL – See load circuit diagram #5 on page 116. LVDS – See load circuit diagram #9 on page 117.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.