SLAS272A - JULY 2000 - REVISED JULY 2000

- Low Supply-Voltage Range, 1.8 V . . . 3.6 V
- Ultralow-Power Consumption:
 Standby mode: 1.3 μA
 RAM Retention Off Mode: 0.1 μA
- Low Operating Current:
 7 μA at 32 kHz, 2.2 V
 250 μA at 1 MHz, 2.2 V
- Five Power-Saving Modes
- Wake-Up From Standby Mode in 6 μs
- 16-Bit RISC Architecture, 125-ns Instruction Cycle Time
- 12-Bit A/D Converter With Internal Reference, Sample-And-Hold and Autoscan Feature
- 16-Bit Timer With Seven Capture/Compare-With-Shadow Registers, Timer_B
- 16-Bit Timer With Three Capture/Compare Registers, Timer_A

- On-Chip Comparator
- Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse
- Family Members Include: – MSP430F133[†]: 8KB Flash Memory, 256B RAM
 - MSP430F135[†]: 16KB Flash Memory, 512B RAM
 - MSP430F147[†]: 32KB Flash Memory, 1KB RAM
 - MSP430F148[†]: 48KB Flash Memory, 2KB RAM
 - MSP430F149[†]: 60KB Flash Memory, 2KB RAM
- Available in 64-Pin Quad Flat Pack (QFP)

[†]Advanced Information

description

The Texas Instruments MSP430 series is an ultralow-power microcontroller family consisting of several devices featuring different sets of modules targeted to various applications. The microcontroller is designed to be battery operated for use in extended-time applications. The MSP430 achieves maximum code efficiency with its 16-bit RISC architecture, 16-bit CPU-integrated registers, and a constant generator. The digitally-controlled oscillator provides wake-up from low-power mode to active mode in less than 6 μ s. The MSP430x13x and the MSP430x14x series are microcontroller configurations with two built-in 16-bit timers, a fast 12-bit A/D converter, one or two universal serial synchronous/asynchronous communication interfaces (USART), and 48 I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and process and transmit the data to a host system. The timers make the configurations ideal for industrial control applications such as ripple counters, digital motor control, EE-meters, hand-held meters, etc. The hardware multiplier enhances the performance and offers a broad code and hardware-compatible family solution.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SLAS272A - JULY 2000 - REVISED JULY 2000

| AVAILABLE OPTIONS | | | | | | | |
|-------------------|---|--|--|--|--|--|--|
| | PACKAGED DEVICES | | | | | | |
| TA | PLASTIC 64-PIN QFP (PM) | | | | | | |
| –40°C to 85°C | MSP430F133IPM MSP430F135IPM MSP430F147IPM MSP430F148IPM MSP430F149IPM | | | | | | |

pin designation, MSP430F133, MSP430F135





SLAS272A - JULY 2000 - REVISED JULY 2000

pin designation, MSP430F147, MSP430F148, MSP430F149





SLAS272A – JULY 2000 – REVISED JULY 2000

functional block diagrams

MSP430x14x





SLAS272A - JULY 2000 - REVISED JULY 2000

Terminal Functions

| TERMINAL | | | DESCRIPTION |
|-------------------------|-----|-----|--|
| NAME | NO. | 1/0 | DESCRIPTION |
| AVCC | 64 | | Analog supply voltage, positive terminal. Supplies only the analog portion of the analog-to-digital converter. |
| AVSS | 62 | | Analog supply voltage, negative terminal. Supplies only the analog portion of the analog-to-digital converter. |
| DVCC | 1 | | Digital supply voltage, positive terminal. Supplies all digital parts. |
| DVSS | 63 | | Digital supply voltage, negative terminal. Supplies all digital parts. |
| P1.0/TACLK | 12 | I/O | General digital I/O pin/Timer_A, clock signal TACLK input |
| P1.1/TA0 | 13 | I/O | General digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output |
| P1.2/TA1 | 14 | I/O | General digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output |
| P1.3/TA2 | 15 | I/O | General digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output |
| P1.4/SMCLK | 16 | I/O | General digital I/O pin/SMCLK signal output |
| P1.5/TA0 | 17 | I/O | General digital I/O pin/Timer_A, compare: Out0 output |
| P1.6/TA1 | 18 | I/O | General digital I/O pin/Timer_A, compare: Out1 output |
| P1.7/TA2 | 19 | I/O | General digital I/O pin/Timer_A, compare: Out2 output/ |
| P2.0/ACLK | 20 | I/O | General digital I/O pin/ACLK output |
| P2.1/TAINCLK | 21 | I/O | General digital I/O pin/Timer_A, clock signal at INCLK |
| P2.2/CAOUT/TA0 | 22 | I/O | General digital I/O pin/Timer_A, capture: CCI0B input/Comparator_A output |
| P2.3/CA0/TA1 | 23 | I/O | General digital I/O pin/Timer_A, compare: Out1 output/Comparator_A input |
| P2.4/CA1/TA2 | 24 | I/O | General digital I/O pin/Timer_A, compare: Out2 output/Comparator_A input |
| P2.5/Rosc | 25 | I/O | General-purpose digital I/O pin, input for external resistor defining the DCO nominal frequency |
| P2.6/ADC12CLK | 26 | I/O | General digital I/O pin, conversion clock – 12-bit ADC |
| P2.7/TA0 | 27 | I/O | General digital I/O pin/Timer_A, compare: Out0 output |
| P3.0/STE0 | 28 | I/O | General digital I/O, slave transmit enable – USART0/SPI mode |
| P3.1/SIMO0 | 29 | I/O | General digital I/O, slave in/master out of USART0/SPI mode |
| P3.2/SOMI0 | 30 | I/O | General digital I/O, slave out/master in of USART0/SPI mode |
| P3.3/UCLK0 | 31 | I/O | General digital I/O, external clock input – USART0/UART or SPI mode, clock output – USART0/SPI mode |
| P3.4/UTXD0 | 32 | I/O | General digital I/O, transmit data out – USART0/UART mode |
| P3.5/URXD0 | 33 | I/O | General digital I/O, receive data in – USART0/UART mode |
| P3.6/UTXD1 [†] | 34 | I/O | General digital I/O, transmit data out – USART1/UART mode |
| P3.7/URXD1 [†] | 35 | I/O | General digital I/O, receive data in – USART1/UART mode |
| P4.0/TB0 | 36 | I/O | General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR0 |
| P4.1/TB1 | 37 | I/O | General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR1 |
| P4.2/TB2 | 38 | I/O | General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR2 |
| P4.3/TB3 [†] | 39 | I/O | General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR3 |
| P4.4/TB4† | 40 | I/O | General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR4 |
| P4.5/TB5† | 41 | I/O | General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR5 |
| P4.6/TB6 [†] | 42 | I/O | General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR6 |
| P4.7/TBCLK | 43 | I/O | General-purpose digital I/O, input clock TBCLK – Timer_B7 |
| P5.0/STE1 [†] | 44 | I/O | General-purpose digital I/O, slave transmit enable – USART1/SPI mode |
| P5.1/SIMO1 [†] | 45 | I/O | General-purpose digital I/O slave in/master out of USART1/SPI mode |
| P5.2/SOMI1 [†] | 46 | I/O | General-purpose digital I/O, slave out/master in of USART1/SPI mode |
| P5.3/UCLK1 [†] | 47 | I/O | General-purpose digital I/O, external clock input – USART1/UART or SPI mode, clock output – USART1/SPI mode |
| P5.4/MCLK | 48 | I/O | General-purpose digital I/O, main system clock MCLK output |
| P5.5/SMCLK | 49 | I/O | General-purpose digital I/O, submain system clock SMCLK output |



SLAS272A - JULY 2000 - REVISED JULY 2000

Terminal Functions (Continued)

| TERMINAL | | | |
|---------------------------------------|-----|-----|--|
| NAME | NO. | 1/0 | DESCRIPTION |
| P5.6/ACLK | 50 | I/O | General-purpose digital I/O, auxiliary clock ACLK output |
| P5.7/TboutH | 51 | I/O | General-purpose digital I/O, switch all PWM digital output ports to high impedance – Timer_B7 TB0 to TB6 |
| P6.0/A0 | 59 | I/O | General digital I/O, analog input a0 – 12-bit ADC |
| P6.1/A1 | 60 | I/O | General digital I/O, analog input a1 – 12-bit ADC |
| P6.2/A2 | 61 | I/O | General digital I/O, analog input a2 – 12-bit ADC |
| P6.3/A3 | 2 | I/O | General digital I/O, analog input a3 – 12-bit ADC |
| P6.4/A4 | 3 | I/O | General digital I/O, analog input a4 – 12-bit ADC |
| P6.5/A5 | 4 | I/O | General digital I/O, analog input a5 – 12-bit ADC |
| P6.6/A6 | 5 | I/O | General digital I/O, analog input a6 – 12-bit ADC |
| P6.7/A7 | 6 | I/O | General digital I/O, analog input a7 – 12-bit ADC |
| RST/NMI | 58 | I | Reset input, nonmaskable interrupt input port, or bootstrap loader start (in Flash devices). |
| ТСК | 57 | I | Test clock. TCK is the clock input port for device programming test and bootstrap loader start (in Flash devices). |
| TDI | 55 | I | Test data input. TDI is used as a data input port. The device protection fuse is connected to TDI. |
| TDO/TDI | 54 | I/O | Test data output port. TDO/TDI data output or programming data input terminal |
| TMS | 56 | I | Test mode select. TMS is used as an input port for device programming and test. |
| Ve _{REF+} | 10 | I/P | Input for an external reference voltage to the ADC |
| V _{REF+} | 7 | 0 | Output of positive terminal of the reference voltage in the ADC |
| V _{REF-} /Ve _{REF-} | 11 | 0 | Negative Terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage |
| XIN | 8 | I | Input port for crystal oscillator XT1. Standard or watch crystals can be connected. |
| XOUT/TCLK | 9 | I/O | Output terminal of crystal oscillator XT1 or test clock input |
| XT2IN | 53 | Ι | Input port for crystal oscillator XT2. Only standard crystals can be connected. |
| XT2OUT | 52 | 0 | Output terminal of crystal oscillator XT2 |

short-form description

processing unit

The processing unit is based on a consistent and orthogonal CPU and instruction set. This design structure results in a RISC-like architecture, highly transparent to the application development and notable for its ease of programming. All operations other than program-flow instructions are consequently performed as register operations in conjunction with seven addressing modes for source and four modes for destination operand.

CPU

The CPU has sixteen registers that provide reduced instruction execution time. This reduces the register-to-register operation execution time to one cycle of the processor frequency.

Four of the registers are reserved for special use as program counter, stack pointer, status register, and constant generator. The remaining registers are available as general-purpose registers.

Peripherals are connected to the CPU using a data address and control bus, and can be easily handled with all memory manipulation instructions.





M(MEM) -> M(TCDAT)

M(R10) ---> M(Tab+R6)

M(R10) -> R11

R10 + 2---> R10

#45 ---> M(TONI)

short-form description (continued)

instruction set

The instruction set for this register-to-register architecture constitutes a powerful and easy-to-use assembler language. The instruction set consists of 51 instructions with three formats and seven address modes. Table 1 provides a summary and example of the three types of instruction formats; the address modes are listed in Table 2.

| Table 1. | Instruction | Word | Formats |
|----------|-------------|------|---------|
|----------|-------------|------|---------|

| Dual operands, source-destination | e.g. ADD R4,R5 | R4 + R5> R5 |
|-----------------------------------|----------------|-----------------------|
| Single operands, destination only | e.g. CALL R8 | PC>(TOS), R8> PC |
| Relative jump, un/conditional | e.g. JNE | Jump-on-equal bit = 0 |

Each instruction operating on word and byte data is identified by the suffix B.

MOV &MEM,&TCDAT

MOV at Rn,Y(Rm)

Examples: WORD INSTRUCTIONS MOV EDE, TONI ADD #235h,&MEM PUSH R5 SWPB R5

BYTE INSTRUCTIONSMOV.BEDE,TONIADD.B#35h,&MEMPUSH.BR5

MOV at R10, Tab(R6)

MOV at R10+,R11

MOV #45,TONI

Table 2. Address Mode Descriptions ADDRESS MODE S D SYNTAX EXAMPLE **OPERATION** 1 —> R11 MOV Rs,Rd MOV R10, R11 R10 Register 1 1 MOV X(Rn), Y(Rm) MOV 2(R5),6(R6) Indexed $M(2+R5) \longrightarrow M(6+R6)$ Symbolic (PC relative) 1 1 MOV EDE, TONI M(EDE) ---> M(TONI)

Indirect autoincrement MOV at Rn+,Rm Immediate MOV #X,TONI

~~~

1

NOTE: S = source D = destination

Computed branches (BR) and subroutine call (CALL) instructions use the same address modes as other instructions. These address modes provide *indirect* addressing, which is ideally suited for computed branches and calls. The full use of this programming capability results in a program structure which is different from structures used with conventional 8- and 16-bit controllers. For example, numerous routines can be easily designed to deal with pointers and stacks instead of using flag-type programs for flow control.

#### operating modes and interrupts

Absolute

Indirect

The MSP430 operating modes provide advanced support of the requirements for ultralow-power and ultralowenergy consumption. This goal is achieved by intelligent management during the different operating modes of modules and CPU states and is fully supported during interrupt event handling. An interrupt event awakes the system from each of the various operating modes and returns, using the *RETI* instruction, to the mode that was selected before the interrupt event occurred. The different requirements on CPU and modules—driven by system cost and current consumption objectives—require the use of different clock signals:

- Auxiliary clock ACLK, sourced by LFXT1CLK (crystal frequency) and used by the peripheral modules
- Main system clock MCLK, used by the CPU and system
- Subsystem clock SMCLK, used by the peripheral modules



SLAS272A - JULY 2000 - REVISED JULY 2000

#### operating modes and interrupts (continued)



Any of these clock sources—LFXT1CLK, XT2CLK, or DCOCLK—can be used to drive the MSP430 system.

LFXT1CLK is defined by connecting a low-power, low-frequency crystal to the oscillator, by connecting a high-frequency crystal to the oscillator, or by applying an external clock source. The high-frequency crystal oscillator is used if control bit XTS is set. The crystal oscillator may be switched off if LFXT1CLK is not required for the current operating mode.

XT2CLK is defined by connecting a high-frequency crystal to the oscillator or by applying an external clock source. Crystal oscillator XT2 may be switched off using the XT2Off control bit if not required by the current operating mode.

When DCOCLK is active, its frequency is selected or adjusted by software. DCOCLK is inactive or stopped when it is not being used by the CPU or peripheral modules. The dc generator can be stopped when SCG0 is reset and DCOCLK is not required. The dc generator determines the basic DCO frequency, and can be set by one external resistor or adjusted in eight steps by selection of integrated resistors.

#### NOTE:

The system clock generator always starts with DCOCLK selected as MCLK (CPU clock) to ensure proper start of program execution. The software determines the final system clock through control bit manipulation.

The system clock MCLK is also selected by hardware to be the DCOCLK (DCO and DCGEN are on) if the crystal oscillator (XT1 or XT2) fails while being selected as MCLK. Without this *forced clock mode* the NMI, requested by the oscillator fault flag, can not be handled and control may be lost. Without forced-clock mode the processor could not execute any code until the failed oscillator restarts.



#### low-power consumption capabilities

The various operating modes are handled by software by controlling the operation of the internal clock system. This clock system provides a large combination of hardware and software capabilities to run the application while maintaining the lowest power consumption and optimizing system costs. This is accomplished by:

- Use of the internal clock (DCO) generator without any external components
- Selection of an external crystal or ceramic resonator for lowest frequency and cost
- Selection and activation of the proper clock signals (LFXT1CLK, XT2Off, and/or DCOCLK) and clock predivider function. Control bit XT2Off is embedded in control register BCSCTL1.
- Application of an external clock source

The control bits that most influence the operation of the clock system and support fast turnon from low power operating modes are located in the status register SR. Four bits control the CPU and the system clock generator: SCG1, SCG0, OscOff, and CPUOff.



CPUOff, SCG1, SCG0, and OscOff are the most important bits in low-power control when the basic function of the system clock generator is established. They are pushed to the stack whenever an interrupt is accepted and saved for returning to the operation before an interrupt request. They can be manipulated via indirect access to the data on the stack during execution of an interrupt handler so that program execution can be resume in another power operating mode after return-from-interrupt.

- CPUOff: Clock signal MCLK, used with the CPU, is active when the CPUOff bit is reset or stopped when set.
- SCG1: Clock signal SMCLK, used with peripherals, is enabled when the SCG1 bit is reset or stopped when set.
- OscOff: Crystal oscillator LFXT1 is active when the OscOff bit is reset. The LFXT1 oscillator can be inactive only when the OscOff bit is set and not used for MCLK. The setup time to start a crystal oscillation requires special consideration when the off option is used. Mask-programmable devices can disable this feature and the oscillator can never be switched off by software.
- SCG0: The dc generator is active when the SCG0 bit is reset. The DCO can be inactive only if the SCG0 bit is set and the DCOCLK signal is not used as MCLK or SMCLK. The dc current consumed by the dc generator defines the basic frequency of the DCOCLK.

When the current is switched off (SCG0=1) the start of the DCOCLK is slightly delayed. This delay is in the microsecond range.

DCOCLK: Clock signal DCOCLK is stopped if not used as MCLK or SMCLK. There are two situations when the SCG0 bit can not switch the DCOCLK signal off: The DCOCLK frequency is used as MCLK (CPUOff=0 and SELM.1=0), or the DCOCLK frequency is used as SMCLK (SCG1=0 and SELS=0).

If DCOCLK is required for operation, the SCG0 bit can not switch the dc generator off.



#### SLAS272A - JULY 2000 - REVISED JULY 2000

#### interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFh – 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

| INTERRUPT SOURCE                                         | INTERRUPT FLAG                                                                   | SYSTEM INTERRUPT                                | WORD ADDRESS | PRIORITY    |
|----------------------------------------------------------|----------------------------------------------------------------------------------|-------------------------------------------------|--------------|-------------|
| Power-up<br>External Reset<br>Watchdog<br>Flash memory   | WDTIFG<br>KEYV<br>(see Note 1)                                                   | Reset                                           | 0FFFEh       | 15, highest |
| NMI<br>Oscillator Fault<br>Flash memory access violation | NMIIFG (see Notes 1 & 4)<br>OFIFG (see Notes 1 & 4)<br>ACCVIFG (see Notes 1 & 4) | (Non)maskable<br>(Non)maskable<br>(Non)maskable | 0FFFCh       | 14          |
| Timer_B7 (see Note 5)                                    | BCCIFG0 (see Note 2)                                                             | Maskable                                        | 0FFFAh       | 13          |
| Timer_B7 (see Note 5)                                    | BCCIFG1 to BCCIFG6<br>TBIFG (see Notes 1 & 2)                                    | Maskable                                        | 0FFF8h       | 12          |
| Comparator_A                                             | CMPAIFG                                                                          | Maskable                                        | 0FFF6h       | 11          |
| Watchdog timer                                           | WDTIFG                                                                           | Maskable                                        | 0FFF4h       | 10          |
| USART0 receive                                           | URXIFG.0                                                                         | Maskable                                        | 0FFF2h       | 9           |
| USART0 transmit                                          | UTXIFG.0                                                                         | Maskable                                        | 0FFF0h       | 8           |
| ADC                                                      | ADCIFG (see Notes 1 & 2)                                                         | Maskable                                        | 0FFEEh       | 7           |
| Timer_A3                                                 | CCIFG0 (see Note 2)                                                              | Maskable                                        | 0FFECh       | 6           |
| Timer_A3                                                 | CCIFG1,<br>CCIFG2,<br>TAIFG (see Notes 1 & 2)                                    | Maskable                                        | 0FFEAh       | 5           |
| I/O port P1 (eight flags)                                | P1IFG.0 (see Notes 1 & 2)<br>To<br>P1IFG.7 (see Notes 1 & 2)                     | Maskable                                        | 0FFE8h       | 4           |
| USART1 receive                                           | URXIFG.1                                                                         | Maskable                                        | 0FFE6h       | 3           |
| USART1 transmit                                          | UTXIFG.1                                                                         |                                                 | 0FFE4h       | 2           |
| I/O port P2 (eight flags)                                | P2IFG.0 (see Notes 1 & 2)<br>To<br>P2IFG.7 (see Notes 1 & 2)                     | Maskable                                        | 0FFE2h       | 1           |
|                                                          |                                                                                  |                                                 | 0FFE0h       | 0, lowest   |

NOTES: 1. Multiple source flags

2. Interrupt flags are located in the module.

3. Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.

4. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable can not disable it.

5. Timer\_B7 in MSP430x14x family has 7 CCRs; Timer\_B3 in MSP430x13x family has 3 CCRs; in Timer\_B3 there are only interrupt flags CCIFG0, 1, and 2, and the interrupt-enable bits CCIE0, 1, and 2 integrated.

# special function registers

Most interrupt and module-enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access.



SLAS272A - JULY 2000 - REVISED JULY 2000



- OFIFG: Flag set on oscillator fault
- NMIIFG: Set via RST/NMI pin
- URXIFG0: USART0, UART, and SPI receive flag
- UTXIFG0: USART0, UART, and SPI transmit flag

| Address   | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
|-----------|---|---|---|---|---|---|---|---|--|--|
| 03h       |   |   |   |   |   |   |   |   |  |  |
| 0511      |   |   |   |   |   |   |   |   |  |  |
| rw-1 rw-0 |   |   |   |   |   |   |   |   |  |  |
|           |   |   |   |   |   |   |   |   |  |  |

- URXIFG1: USART1, UART, and SPI receive flag
- UTXIFG1: USART1, UART, and SPI transmit flag



SLAS272A – JULY 2000 – REVISED JULY 2000

### module enable registers 1 and 2



Bit Can Be Read and Written. It is Reset by PUC. SFR Bit Not Present in Device

# memory organization

|                        |           | MSP430F133                | MSP430F135                | MSP430F147           | MSP430F148           | MSP430F149           |
|------------------------|-----------|---------------------------|---------------------------|----------------------|----------------------|----------------------|
| Memory                 | Size      | 8kB                       | 16kB                      | 32kB                 | 48kB                 | 60kB                 |
| Main: interrupt vector | Flash     | 0FFFFh – 0FFE0h           | 0FFFFh – 0FFE0h           | 0FFFFh – 0FFE0h      | 0FFFFh – 0FFE0h      | 0FFFFh – 0FFE0h      |
| Main: code memory      | Flash     | 0FFFFh – 0E000h           | 0FFFFh – 0C000h           | 0FFFFh – 08000h      | 0FFFFh – 04000h      | 0FFFFh – 01100h      |
| Information memory     | Size      | 256 Byte                  | 256 Byte                  | 256 Byte             | 256 Byte             | 256 Byte             |
|                        | Flash     | 010FFh – 01000h           | 010FFh – 01000h           | 010FFh – 01000h      | 010FFh – 01000h      | 010FFh – 01000h      |
| Boot memory            | Size      | 1kB                       | 1kB                       | 1kB                  | 1kB                  | 1kB                  |
|                        | ROM       | 0FFFh – 0C00h             | 0FFFh – 0C00h             | 0FFFh – 0C00h        | 0FFFh – 0C00h        | 0FFFh – 0C00h        |
| RAM                    | Size      | 256 Byte<br>02FFh – 0200h | 512 Byte<br>03FFh – 0200h | 1kB<br>05FFh – 0200h | 2kB<br>09FFh – 0200h | 2kB<br>09FFh – 0200h |
| Peripherals            | 16-bit    | 01FFh — 0100h             | 01FFh — 0100h             | 01FFh — 0100h        | 01FFh — 0100h        | 01FFh — 0100h        |
|                        | 8-bit     | 0FFh — 010h               | 0FFh — 010h               | 0FFh — 010h          | 0FFh — 010h          | 0FFh — 010h          |
|                        | 8-bit SFR | 0Fh — 00h                 | 0Fh — 00h                 | 0Fh — 00h            | 0Fh — 00h            | 0Fh — 00h            |

# boot ROM containing bootstrap loader

The intention of the bootstrap loader is to download data into the flash memory module. Various write, read, and erase operations are needed for a proper download environment. The bootstrap loader is only available on F devices.

#### functions of the bootstrap loader:

Definition of read: write: Apply and transmit data of peripheral registers or memory to pin P1.1 (BSLTX) Read data from pin P2.2 (BSLRX) and write them into flash memory

#### unprotected functions

Mass erase, erase of the main memory (segment 0 to segment n) and information memory (segment A and segment B)

Access to the MSP430 via the bootstrap loader is protected. It must be enabled before any protected function can be performed. The 256 bits in 0FFE0h to 0FFFFh provide the access key.



# boot ROM containing bootstrap loader (continued)

#### protected functions

All protected functions can be executed only if the access is enabled.

- Write/program byte into flash memory; Parameters passed are start address and number of bytes (the segment-write feature of the flash memory is not supported and not useful with the UART protocol).
- Segment erase of segment 0 to segment n in main memory, and segment erase of segments A and B in the information memory.
- Read all data in main memory and information memory.
- Read and write to all byte peripheral modules and RAM.
- Modify PC and start program execution immediately.

#### NOTE:

Unauthorized readout of code and data is prevented by the user's definition of the data in the interrupt memory locations.

#### features of the bootstrap loader are:

- UART communication protocol, fixed to 9600 baud
- Port pin P1.1 for transmit, P2.2 for receive
- TI standard serial protocol definition
- Implemented in flash memory version only
- Program execution starts with the user vector at 0FFFEh or with the bootstrap loader (start vector is at address 0C00h)

# hardware resources used for serial input/output:

- Pins P1.1 and P2.2 for serial data transmission
- Test and RST/NMI to start program execution at the reset or bootstrap loader vector
- Basic clock module: Rsel=5, DCO=4, MOD=0, DCOCLK for MCLK and SMCLK, clock divider for MCLK and SMCLK at default: dividing by 1
- Timer\_A: Timer\_A operates in continuous mode with MCLK source selected, input divider set to 1, using CCR0, and polling of CCIFG0.
- WDT: Watchdog timer is halted
- Interrupt: GIE=0, NMIIE=0, OFIFG=0, ACCVIFG=0
- Memory allocation and stack pointer:

If the stack pointer points to RAM addresses above 0220h, 6 bytes of the stack are allocated, plus RAM addresses 0200h to 0219h. Otherwise the stack pointer is set to 0220h and allocates RAM from 0200h to 021Fh.

#### NOTE:

When writing RAM data via the bootstrap loader, make sure that the stack is outside the range of the data to be written.



SLAS272A - JULY 2000 - REVISED JULY 2000

# boot ROM containing bootstrap loader (continued)

Program execution begins with the user's reset vector at FFFEh (standard method) if TCK is held high while RST/NMI goes from low to high:



Program execution begins with the bootstrap vector at 0C00h (boot ROM) if a minimum of two negative edges have been applied to TCK while RST/NMI is low, and TCK is low when RST/NMI goes from low to high.



The bootstrap loader will not start (via the vector in address 0C00h) if:

- There are less than two negative edges at TCK while RST/NMI is low
- TCK is high when RST/NMI goes from low to high
- JTAG has control over the MSP430 resources
- The supply voltage VCC drops and a POR is executed

NOTES: 6. The default level of TCK is high. An active low has to be applied to enter the bootstrap loader. Other MSP430s which have a pin function used with a low default level can use an inverted signal.

7. The TMS signal must be high while TCK clocks are applied. This ensures that the JTAG controller function remains in its default mode.

#### WARNING:

The bootstrap loader starts correctly only if the RST/NMI pin is in reset mode. Unpredictable program execution may result if it is switched to the NMI function. However, a bootstrap load may be started using software and the bootstrap vector, for example using the instruction BR &0C00h.



### flash memory

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0–n. Segments A and B are also called *information memory.*
- A security fuse burning is irreversible; no further access to JTAG is possible afterwards
- Internal generation of the programming/erase voltage: no external V<sub>PP</sub> has to be applied, but V<sub>CC</sub> increases the supply current requirements.
- Program and erase timing is controlled by hardware in the flash memory no software intervention is needed.
- The control hardware is called the flash-timing generator. The input frequency of the flash-timing generator should be in the proper range and should be maintained until the write/program or erase operation is completed.
- During program or erase, no code can be executed from flash memory and all interrupts must be disabled by setting the GIE, NMIIE, ACCVIE, and OFIE bits to zero. If a user program requires execution concurrent with a flash program or erase operation, the program must be executed from memory other than the flash memory (e.g., boot ROM, RAM). In the event a flash program or erase operation is initiated while the program counter is pointing to the flash memory, the CPU will execute JMP \$ instructions until the flash program or erase operation is completed. Normal execution of the previously running software then resumes.
- Unprogrammed, new devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to first use.



SLAS272A - JULY 2000 - REVISED JULY 2000

# flash memory (continued)

|                |                                       | 60 kB  | 48 kB  | 32 kB  | 16 kB  | 8 kB   |
|----------------|---------------------------------------|--------|--------|--------|--------|--------|
|                | Segment 0<br>w/ Interrupt Vectors     | 0FFFFh | 0FFFFh | 0FFFFh | 0FFFFh | 0FFFFh |
|                |                                       | 0FE00h | 0FE00h | 0FE00h | 0FE00h | 0FE00h |
|                | Segment 1                             | 0FDFFh | 0FDFFh | 0FDFFh | 0FDFFh | 0FDFFh |
|                |                                       | 0FC00h | 0FC00h | 0FC00h | 0FC00h | 0FC00h |
|                | Segment 2                             | 0FBFFh | 0FBFFh | 0FBFFh | 0FBFFh | 0FBFFh |
|                |                                       | 0FA00h | 0FA00h | 0FA00h | 0FA00h | 0FA00h |
| Main<br>Memory | :                                     | 0F9FFh | 0F9FFh | 0F9FFh | 0F9FFh | 0F9FFh |
|                |                                       |        |        |        |        |        |
|                |                                       | 01400h | 04400h | 08400h | 0C400h | 0E400h |
|                | Segment n-1                           | 013FFh | 043FFh | 083FFh | 0C3FFh | 0E3FFh |
|                | -                                     | 01200h | 04200h | 08200h | 0C200h | 0E200h |
|                | Segment n                             | 011FFh | 041FFh | 081FFh | 0C1FFh | 0E1FFh |
|                | , , , , , , , , , , , , , , , , , , , | 01100h | 04000h | 08000h | 0C000h | 0E000h |
|                |                                       | 010FFh | 010FFh | 010FFh | 010FFh | 010FFh |
| Information    | Segment A                             | 01080h | 01080h | 01080h | 01080h | 01080h |
| Memory         |                                       | 0107Fh | 0107Fh | 0107Fh | 0107Fh | 0107Fh |
|                | Segment B                             |        |        |        |        |        |
|                |                                       | 01000h | 01000h | 01000h | 01000h | 01000h |



### flash memory, control register FCTL1

All control bits are reset during PUC. PUC is active after application of V<sub>CC</sub>, application of a reset condition to the RST/NMI pin, expiration of the Watchdog Timer, occurrence of a watchdog access violation, or execution of an improper flash operation. A more detailed description of the control-bit functions is found in the flash-memory module description (in the MSP430x1xx user's guide, literature number SLAU049). Any write to control register FCTL1 during erase, mass erase, or write (programming) will end in an access violation with ACCVIFG=1. In an active segment-write mode the control register can be written if the wait mode is active (WAIT=1). Special conditions apply during segment-write mode. See the MSP430x1xx user's guide for details.

Read access is possible at any time without restrictions.

| 15   |                                    |                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------|------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|      |                                    |                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | SEG<br>WRT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | WRT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | res.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | res.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | res.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | MEras                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Erase                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | res.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| •    |                                    |                                                                                                                                                                                                          | — 096<br>— 0A5                                                                                                                                                                                                                                                                                   | h ——                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | •                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | rw-0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | rw-0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | r0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | r0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | r0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | rw-0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | rw-0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | r0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 0128 | 8, bit1                            | Era<br>0:<br>1:                                                                                                                                                                                          | ase a :<br>No se<br>Erase                                                                                                                                                                                                                                                                        | segme<br>gmen                                                                                                                                                                                                                                                                                           | ent<br>t erase                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | e will b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | be stai                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | rted.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | ha sa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | amen                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | t to be                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | oras                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | ad is d                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | ofinoc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | l hv a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|      |                                    | 1.                                                                                                                                                                                                       | dumm<br>autom                                                                                                                                                                                                                                                                                    | <i>y</i> wri<br>atical                                                                                                                                                                                                                                                                                  | ite int<br>ly rese                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | o any<br>et whe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | / add<br>n the e                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | ress<br>erase o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | within<br>operat                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | the<br>ion is d                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | segme                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | ent. 7<br>eted. 9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | The ei<br>See No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | ase  <br>te 7 b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | bit is<br>elow.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 0128 | 8h, bit                            | 2 Ma                                                                                                                                                                                                     | ass era                                                                                                                                                                                                                                                                                          | ase, S                                                                                                                                                                                                                                                                                                  | egme                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | nt0 to                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Segm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | entn a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | are era                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | ased to                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ogethe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | er.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|      |                                    |                                                                                                                                                                                                          | 0: No erase will be started                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|      |                                    | 1: Erase of Segment0 to Segmentn is enabled. A dummy write to any add<br>Segment0 to Segmentn starts mass erase. The MEras bit is automatica<br>when the erase operation is completed. See Note 7 below. |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | addre<br>tically                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | ess in<br>reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 0128 | 8h, bit                            | 6 Bit                                                                                                                                                                                                    | WRT                                                                                                                                                                                                                                                                                              | shoul                                                                                                                                                                                                                                                                                                   | d be s                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | set for                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | a suce                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | cessfu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | l write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | opera                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | ation.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|      |                                    | An<br>ac                                                                                                                                                                                                 | acces<br>cess to                                                                                                                                                                                                                                                                                 | ss vio<br>o the f                                                                                                                                                                                                                                                                                       | lation<br>ilash n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | occur<br>nemor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | s and<br>y is pe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | ACC\<br>erform                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | VIFG i<br>ed. S∉                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | is set<br>ee Not                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | if bit \<br>e 7 be                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | VRT i<br>elow.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | s rese                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | t and                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 0128 | 8h, bit                            | 7 Bit                                                                                                                                                                                                    | SEG                                                                                                                                                                                                                                                                                              | VRT r                                                                                                                                                                                                                                                                                                   | nay be                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | e usec                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | to re                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | duce t                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | otal pr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | ogram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | nming                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | time.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|      |                                    | Se<br>pro<br>se<br>bit                                                                                                                                                                                   | Segment-write bit SEGWRT is useful when larger sequences of data have to be programmed. After completion of programming of one segment, a reset and se sequence has to be performed to enable access to the next segment. The WAIT bit must be high before executing the next write instruction. |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | to be<br>nd set<br>WAIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|      |                                    | 0:                                                                                                                                                                                                       | No se                                                                                                                                                                                                                                                                                            | gmen                                                                                                                                                                                                                                                                                                    | t write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | accel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | erate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | is sele                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | cted.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|      |                                    | 1:                                                                                                                                                                                                       | Segm<br>borde                                                                                                                                                                                                                                                                                    | ent w<br>rs.                                                                                                                                                                                                                                                                                            | rite is                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | used.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | This b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | oit nee                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | ds to                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | be res                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | et and                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | d set b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | betwee                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | en seg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | ment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|      | 15<br>0123<br>0123<br>0123<br>0123 | 15<br>0128, bit1<br>0128h, bit2<br>0128h, bit2<br>0128h, bit2                                                                                                                                            | 15<br>0128, bit1 Er.<br>0:<br>1:<br>0128h, bit2 Ma<br>0:<br>1:<br>0128h, bit2 Ma<br>0:<br>1:<br>0128h, bit3 Bit<br>An<br>ac<br>0128h, bit6 Bit<br>An<br>ac<br>0128h, bit7 Bit<br>Se<br>pro<br>se<br>bit<br>0:<br>1:                                                                              | 15<br>096<br>097<br>045<br>0128, bit1 Erase a s<br>0: No se<br>1: Erase<br>dumm<br>autom<br>0128h, bit2 Mass era<br>0: No era<br>1: Erase<br>Segm<br>when<br>0128h, bit6 Bit WRT<br>An access<br>access to<br>0128h, bit7 Bit SEGW<br>Segment<br>program<br>sequence<br>bit must<br>0: No se<br>1: Segm | 15         096h         0A5h         0128, bit1         Erase a segmen         0: No segmen         1: Erase of on         dummy wri         automatical         0128h, bit2         Mass erase, S         0: No erase with         1: Erase of Segment0 to         when the eric         0128h, bit6         Bit WRT shoul         An access vio         access to the fill         0128h, bit7         Bit SEGWRT r         Segment-write         programmed. A         sequence has         bit must be hig         0: No segmen         1: Segment write         programmed. A         sequence has         bit must be hig         0: No segmen         1: Segment write         bit must be hig         0: No segmen         1: Segment write         bit must be hig         0: No segmen         1: Segment write | 15         096h         0A5h         0128, bit1       Erase a segment         0: No segment erase         1: Erase of one seg         dummy write int         automatically rese         0128h, bit2         Mass erase, Segme         0: No erase will be s         1: Erase of Segment         0: No erase will be s         1: Erase of Segment         Segment0 to Segr         when the erase of         0128h, bit6         Bit WRT should be s         An access violation         access to the flash r         0128h, bit7         Bit SEGWRT may be         Segment-write bit SE         programmed. After of         sequence has to be         bit must be high befor         0: No segment write         1: Segment write is         borders. | 15         096h         0A5h         0128, bit1       Erase a segment         0: No segment erase will b         1: Erase of one segment i         dummy write into any         automatically reset whe         0128h, bit2         Mass erase, Segment0 to         0: No erase will be started         1: Erase of Segment0 to S         Segment0 to Segment0 | 15       8         096h       0A5h         0128, bit1       Erase a segment         0: No segment erase will be state         1: Erase of one segment is enal         dummy write into any add         automatically reset when the erase         0128h, bit2         Mass erase, Segment0 to Segme         0: No erase will be started         1: Erase of Segment0 to Segme         0: No erase will be started         1: Erase of Segment0 to Segme         0: No erase will be started         1: Erase of Segment0 to Segme         0128h, bit6         Bit WRT should be set for a succ         An access violation occurs and         access to the flash memory is period         0128h, bit7         Bit SEGWRT may be used to reac         Segment-write bit SEGWRT is u         programmed. After completion or         sequence has to be performed to         bit must be high before executin         0: No segment write accelerate         1: Segment write is used. This be         borders. | 15       8       7         096h       045h       SEG         0128, bit1       Erase a segment       rw-0         0128, bit1       Erase a segment       0: No segment erase will be started.         1:       Erase of one segment is enabled. T         dummy       write into any address         automatically reset when the erase of         0128h, bit2       Mass erase, Segment0 to Segmentn at         0:       No erase will be started         1:       Erase of Segment0 to Segmentn is completed         0128h, bit2       Bit WRT should be set for a successful         An access violation occurs and ACCV         access to the flash memory is perform         0128h, bit7       Bit SEGWRT may be used to reduce to         Segment-write bit SEGWRT is useful work programmed. After completion of programmed. After completion of programmed. After completion of programmed. After completion of programmed. Segment write accelerate is select         0:       No segment write is used. This bit need borders. | 15       8       7         096h       045h       rw-0       rw-0         0128, bit1       Erase a segment       0: No segment erase will be started.         0128, bit1       Erase a segment       0: No segment erase will be started.         0128, bit2       Mass erase, Segment0 to any address within automatically reset when the erase operat         0128h, bit2       Mass erase, Segment0 to Segmentn are era         0: No erase will be started       1: Erase of Segment0 to Segmentn is enabled. Segment0 to Segmentn is enabled. Segment0 to Segmentn is completed. S         0128h, bit6       Bit WRT should be set for a successful write An access violation occurs and ACCVIFG is access to the flash memory is performed. Set of access to the flash memory is performed. Set of access to the flash memory is performed. Set of the flash memory is performed. Set of the flash memory is useful when he programmed. After completion of programmation sequence has to be performed to enable access bit must be high before executing the next within the is used. This bit needs to borders. | 15       8       7         096h       045h       rw-0       rw-0       r0         0128, bit1       Erase a segment       0: No segment erase will be started.       1: Erase of one segment is enabled. The segment dummy write into any address within the automatically reset when the erase operation is of 0: No erase will be started         0128h, bit2       Mass erase, Segment0 to Segmentn are erased to 0: No erase will be started         1: Erase of Segment0 to Segmentn is enabled. A d Segment0 to Segmentn is completed. See Not 0128h, bit6         Bit WRT should be set for a successful write operation and access violation occurs and ACCVIFG is set access to the flash memory is performed. See Not 0128h, bit7         Bit SEGWRT may be used to reduce total program Segment-write bit SEGWRT is useful when larger aprogrammed. After completion of programming of sequence has to be performed to enable access to bit must be high before executing the next write ins 0: No segment write accelerate is selected.         1: Segment write is used. This bit needs to be rest borders. | 15       8       7         Ogen         092       092         0128, bit1       Erase a segment         0: No segment erase will be started.         1: Erase of one segment is enabled. The segment to be dummy write into any address within the segme automatically reset when the erase operation is completed.         0128h, bit2       Mass erase, Segment0 to Segmentn are erased togethere         0: No erase will be started       1: Erase of Segment0 to Segmentn is enabled. A dummy, Segment0 to Segmentn starts mass erase. The MErasis when the erase operation is completed. See Note 7 be         0128h, bit6       Bit WRT should be set for a successful write operation. An access violation occurs and ACCVIFG is set if bit V access to the flash memory is performed. See Note 7 be         0128h, bit7       Bit SEGWRT may be used to reduce total programming Segment-write bit SEGWRT is useful when larger seque programmed. After completion of programming of one se sequence has to be performed to enable access to the nubit must be high before executing the next write instruction: No segment write accelerate is selected.         1: Segment write is used. This bit needs to be reset and borders. | 15       8       7         096h       SEG<br>WRT       WRT       res.       res.       res.         0128, bit1       Erase a segment       rw-0       r0       r0       r0       r0         0128, bit1       Erase a segment       0: No segment erase will be started.       1: Erase of one segment is enabled. The segment to be erase<br>dummy write into any address within the segment. T<br>automatically reset when the erase operation is completed. S         0128h, bit2       Mass erase, Segment0 to Segmentn are erased together.       0: No erase will be started         1: Erase of Segment0 to Segmentn is enabled. A dummy write<br>Segment0 to Segmentn starts mass erase. The MEras bit is a<br>when the erase operation is completed. See Note 7 below.         0128h, bit6       Bit WRT should be set for a successful write operation.<br>An access violation occurs and ACCVIFG is set if bit WRT i<br>access to the flash memory is performed. See Note 7 below.         0128h, bit7       Bit SEGWRT may be used to reduce total programming time.<br>Segment-write bit SEGWRT is useful when larger sequences of<br>programmed. After completion of programming of one segmer<br>sequence has to be performed to enable access to the next se<br>bit must be high before executing the next write instruction.         0: No segment write is used. This bit needs to be reset and set th<br>borders. | 15       8       7         096h       045h       res.       res.       res.       res.       MEras         0128, bit1       Erase a segment       0.045h       rw-0       rw-0       r0       r0       rw-0       rw-0         0128, bit1       Erase a segment       0.128, bit1       Erase a segment       0.128, bit1       Erase a segment       0.128, bit1       Erase of one segment is enabled. The segment to be erased is d         0128, bit2       Mass erase, Segment0 to any address within the segment. The era automatically reset when the erase operation is completed. See Not 0128h, bit2       Mass erase, Segment0 to Segmentn are erased together.         0128h, bit2       Mass erase, Segment0 to Segmentn is enabled. A dummy write to any Segment0 to Segmentn starts mass erase. The MEras bit is automa when the erase operation is completed. See Note 7 below.         0128h, bit6       Bit WRT should be set for a successful write operation. An access violation occurs and ACCVIFG is set if bit WRT is rese access to the flash memory is performed. See Note 7 below.         0128h, bit7       Bit SEGWRT may be used to reduce total programming time. Segment-write bit SEGWRT is useful when larger sequences of data programmed. After completion of programming of one segment, a re sequence has to be performed to enable access to the next segment bit must be high before executing the next write instruction.         0: No segment write accelerate is selected.       1: Segment write is used. This bit needs to be reset and set betweere borders | 15       8       7         096h       096h       res.       res. |

The bits of control register FCTL1 are:

NOTE 8: Only instruction-fetch access is allowed during program, erase, or mass-erase cycles. Any other access to the flash memory during these cycles will result in setting the ACCVIFG bit. An NMI interrupt should handle such violations.



SLAS272A - JULY 2000 - REVISED JULY 2000

# flash memory, control register FCTL1 (continued)

#### Table 3. Valid Combinations of Control Bits for Flash Memory Access (see Note 9)

| FUNCTION PERFORMED                                                                            | SEGWRT | WRT | MERAS | ERASE | BUSY | WAIT | LOCK |
|-----------------------------------------------------------------------------------------------|--------|-----|-------|-------|------|------|------|
| Write word or byte                                                                            | 0      | 1   | 0     | 0     | 0    | 0    | 0    |
| Write word or byte in same segment, segment write mode                                        | 1      | 1   | 0     | 0     | 0    | 1    | 0    |
| Erase one segment by writing to any address in the target segment                             | 0      | 0   | 0     | 1     | 0    | 0    | 0    |
| Erase all segments (0 to n) but not the information memory (segments A and B)                 | 0      | 0   | 1     | 0     | 0    | 0    | 0    |
| Erase all segments (0 to n, and A and B) by writing to any address in the flash memory module | 0      | 0   | 1     | 1     | 0    | 0    | 0    |

NOTE 9: The table shows all possible combinations of control bits SEGWRT, WRT, MEras, Erase, and BUSY. All other combinations will result in an access violation.

# flash memory, the timing generator, control register FCTL2

The timing generator (Figure 1) produces all the timing signals necessary for write, erase, and mass erase from the selected clock source. One of three different clock sources may be selected by control bits SSEL0 and SSEL1 in control register FCTL2. The selected clock source should be divided to meet the frequency requirements specified in the recommended operating conditions.

The flash-timing generator is reset with PUC. It is also reset if the emergency exit bit EMEX is set. Control register FCTL2 may not be written to if the BUSY bit is set; otherwise, an access violation will occur (ACCVIFG=1).

Read access is possible at any time without restrictions.



The control bits are:

| FN0 to | 012Ah, bit0 | These six bits determine the division rate of the clock signal. The division rate is 1 |
|--------|-------------|----------------------------------------------------------------------------------------|
| FN5    | 012Ah, bit5 | to 64, depending on the value of FN5 to FN0 plus one.                                  |
| SSEL0  | 012Ah, bit0 | Determine the clock source                                                             |
| SSEL1  |             | 0: ACLK                                                                                |
|        |             | 1: MCLK                                                                                |
|        |             |                                                                                        |

2: SMCLK 3: SMCLK



SLAS272A - JULY 2000 - REVISED JULY 2000

### flash memory control register FCTL3

There are no restrictions on modifying this control register. The control bits are reset or set (WAIT) by a PUC, but key violation bit KEYV is reset with a POR.

| 15                        | 5           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                | 8                                                           | 7                                        |                                           |                                         |                                           |                                               |                                                            |                                    | 0                                            |
|---------------------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-------------------------------------------------------------|------------------------------------------|-------------------------------------------|-----------------------------------------|-------------------------------------------|-----------------------------------------------|------------------------------------------------------------|------------------------------------|----------------------------------------------|
| 012Ch                     |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                |                                                             | res.                                     | res.                                      | EMEX                                    | Lock                                      | WAIT                                          | ACCV<br>IFG                                                | KEYV                               | BUSY                                         |
| FCTL3 Read:  FCTL3 Write: |             | 096h<br>0A5h                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                |                                                             | rO                                       | r0                                        | rw-0                                    | rw-1                                      | r-1                                           | rw-0                                                       | rw-(0)                             | r(w)-0                                       |
| BUSY                      | 012Ch, bit0 | The BUSY bit<br>violation has ta<br>0: Flash mem                                                                                                                                                                                                                                                                                                                                                                                                               | shows if a<br>aken plac<br>nory is no                          | an access f<br>æ. The BUS<br>ot busy.                       | to the f<br>SY bit s                     | lash m<br>hould b                         | emory<br>pe teste                       | is corre<br>d befo                        | ect (BL<br>re eacł                            | ISY=0)<br>n write a                                        | , or if a<br>and era               | n access<br>se cycle.                        |
| KEYV,                     | 012Ch, bit1 | 1: Flash mem<br>Key violated<br>0: Key 0A5h                                                                                                                                                                                                                                                                                                                                                                                                                    | ory is bus                                                     | sy. It remair<br>e) was not                                 | ns in bu<br>violate                      | usy sta<br>d.                             | te if seo                               | gment-                                    | write fu                                      | unction                                                    | is in <i>wa</i>                    | ait mode.                                    |
|                           |             | 1: Key 0A5h<br>FCTL1, FC<br>security ke                                                                                                                                                                                                                                                                                                                                                                                                                        | (high byte<br>CTL2, or I<br>ey is violat                       | e) was viol<br>FCTL3 is e<br>ted, bit KE`                   | lated.<br>execute<br>YV is s             | Violatio<br>ed and<br>set and             | on occu<br>the <i>hi</i><br>l a PUC     | urs who<br>gh byte<br>C is per            | en a w<br>e is no<br>forme                    | rite aco<br>t equal<br>d.                                  | cess to<br>to 0A                   | register<br>5h. If the                       |
| ACCVIFG,                  | 012Ch, bit2 | Access-violati                                                                                                                                                                                                                                                                                                                                                                                                                                                 | ion interru                                                    | upt flag                                                    |                                          |                                           |                                         |                                           |                                               |                                                            |                                    |                                              |
|                           |             | The access-violation interrupt flag is set only when a write or erase operation is activ<br>Access violation can only happen if the flash-memory module is written or read while it<br>busy. An instruction can be fetched during write, erase, and mass erase, but not duri<br>segment write. When the access-violation interrupt-enable bit is set, the interrupt-servi<br>request is accepted and the program continues at the NMI interrupt-vector address |                                                                |                                                             |                                          |                                           |                                         |                                           |                                               | s active.<br>while it is<br>ot during<br>t-service<br>ess. |                                    |                                              |
|                           |             | Reading the c                                                                                                                                                                                                                                                                                                                                                                                                                                                  | control reg                                                    | gisters will                                                | not se                                   | t the A                                   | CCVIF                                   | G bit.                                    |                                               |                                                            |                                    |                                              |
| WAIT,                     | 012Ch, bit3 | In the segmer receive the (not is allowed.                                                                                                                                                                                                                                                                                                                                                                                                                     | nt-write m<br>ext) data                                        | node, the V<br>for prograr                                  | VAIT b<br>nming.                         | it indic<br>The V                         | ates th<br>VAIT bi                      | at the<br>t is rea                        | flash r<br>d only,                            | nemory<br>but a v                                          | / is pre<br>vrite to               | pared to<br>WAIT bit                         |
|                           |             | 0: Segment-v                                                                                                                                                                                                                                                                                                                                                                                                                                                   | vrite oper                                                     | ration is sta                                               | rted a                                   | nd prog                                   | gramm                                   | ing is i                                  | n prog                                        | ress                                                       |                                    |                                              |
|                           |             | 1: Segment w                                                                                                                                                                                                                                                                                                                                                                                                                                                   | vrite oper                                                     | ation is act                                                | ive an                                   | d prog                                    | rammir                                  | ng of da                                  | ata has                                       | s been                                                     | comple                             | eted                                         |
| Lock                      | 012Ch, bit4 | The lock bit m<br>active sequen<br>bits are reset a<br>the lock bit. If<br>LOCK bits ma                                                                                                                                                                                                                                                                                                                                                                        | ay be set<br>ace is com<br>and the m<br>an acces<br>ay be set. | t during any<br>npleted nor<br>node ends in<br>ss violation | / write,<br>mally.<br>n the re<br>occurs | erase<br>In segi<br>egular i<br>s durin   | of a se<br>ment-w<br>manne<br>g segn    | egment<br>vrite mo<br>r. The s<br>nent-wi | , or <i>ma</i><br>ode, th<br>oftwar<br>ite mo | ass eras<br>e SEG<br>e or ha<br>de, the                    | se requ<br>WRT a<br>rdware<br>ACCV | iest. The<br>nd WAIT<br>controls<br>/IFG and |
|                           |             | 0: Flash merr                                                                                                                                                                                                                                                                                                                                                                                                                                                  | nory may                                                       | be read, p                                                  | rogram                                   | nmed,                                     | erased                                  | , and <i>r</i>                            | nass e                                        | rased.                                                     |                                    |                                              |
|                           |             | 1: Flash mem<br>program, e<br>interrupt fla<br>bit is set.                                                                                                                                                                                                                                                                                                                                                                                                     | nory may<br>erase, or <i>r</i><br>ag ACCVI                     | be read bu<br><i>mass</i> -erase<br>IFG is set w            | t not p<br>e opera<br>hen the            | rogram<br>ation w<br>e flash·             | nmed, e<br>ill comp<br>-memo            | erased<br>olete n<br>ry mod               | and m<br>ormally<br>ule is a                  | nass-er<br>/. The a<br>liccesse                            | ased. /<br>access-<br>ed while     | A current<br>violation<br>the lock           |
| EMEX,                     | 012Ch, bit5 | Emergency ex<br>operation is o                                                                                                                                                                                                                                                                                                                                                                                                                                 | xit. The er<br>ut of cont                                      | mergency e<br>trol.                                         | exit sho                                 | ould or                                   | nly be u                                | sed if a                                  | a flash                                       | memor                                                      | y write                            | or erase                                     |
|                           |             | 0: No functior                                                                                                                                                                                                                                                                                                                                                                                                                                                 | า                                                              |                                                             |                                          |                                           |                                         |                                           |                                               |                                                            |                                    |                                              |
|                           |             | 1: Stops the a<br>memory co<br>level. All bi<br>reset by ha                                                                                                                                                                                                                                                                                                                                                                                                    | active op<br>ontroller.<br>its in cont<br>ardware, t           | eration imr<br>Current co<br>trol register<br>the softwar   | nediat<br>nsump<br>r FCTL<br>re alwa     | ely and<br>otion in<br>1 are i<br>ays rea | d shuts<br>nmedia<br>reset. \$<br>ds EM | down<br>tely dr<br>Since t<br>EX as       | all inte<br>ops ba<br>he EM<br>0.             | ernal pa<br>ick to tl<br>EX bit i                          | arts in<br>he activ<br>is autor    | the flash<br>ve mode<br>matically            |



SLAS272A - JULY 2000 - REVISED JULY 2000

# flash memory, interrupt and security key violation



Figure 1. Block Diagram of NMI Interrupt Sources

One NMI vector is used for three NMI events: RST/NMI (NMIIFG), oscillator fault (OFIFG), and flash memory access violation (ACCVIFG). The software can determine the source of the interrupt request, since all flags remain set until reset by software. The enable flag(s) should be set only within one instruction directly before the return-from-interrupt (RETI) instruction. This ensures that the stack remains under control. A pending NMI interrupt request will not increase stack demand unnecessarily.



#### peripherals

Peripherals are connected to the CPU through data, address, and control busses, and can be easily handled using all memory-manipulation instructions.

#### oscillator and system clock

Three clocks are used in the system—the main system (master) clock (MCLK) used by the CPU and the system, the subsystem (master) clock (SMCLK) used by the peripheral modules, and the auxiliary clock (ACLK) originated by LFXT1CLK (crystal frequency) and used by the peripheral modules.

Following a POR the DCOCLK is used by default, the DCOR bit is reset, and the DCO is set to the nominal initial frequency. Additionally, if either LFXT1CLK or XT2CLK fails as the source for MCLK, DCOCLK is automatically selected to ensure fail-safe operation.

SMCLK can be generated from XT2CLK or DCOCLK. ACLK is always generated from LFXT1CLK.

Crystal oscillator LFXT1 can be defined to operate with watch crystals (32,768 Hz) or with higher-frequency ceramic resonators or crystals. The crystal or ceramic resonator is connected across two terminals. No external components are required for watch-crystal operation. If the high-frequency XT1 mode is selected, external capacitors from XIN to VSS and XOUT to VSS are required, as specified by the crystal manufacturer.

The LFXT1 oscillator starts after application of VCC. If the OscOff bit is set to 1, the oscillator stops when it is not used for MCLK.

Crystal oscillator XT2 is identical to oscillator LFXT1, but only operates with higher-frequency ceramic resonators or crystals. The crystal or ceramic resonator is connected across two terminals. External capacitors from XT2IN to VSS and XT2OUT to VSS are required as specified by the crystal manufacturer.

The XT2 oscillator is off after application of VCC, since the XT2 oscillator control bit XT2Off is set. If bit XT2Off is set to 1, the XT2 oscillator stops when it is not used for MCLK.

Clock signals ACLK, MCLK, and SMCLK may be used externally via port pins.

Different application requirements and system conditions dictate different system-clock requirements, including:

- High frequency for quick reaction to system hardware requests or events
- Low frequency to minimize current consumption, EMI, etc.
- Stable peripheral clock for timer applications, such as real-time clock (RTC)
- Start-stop operation that can be enabled with minimum delay

#### multiplication

The multiplication operation is supported by a dedicated peripheral module. The module performs 16x16, 16x8, 8x16, and 8x8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

#### digital I/O

There are six 8-bit I/O ports implemented—ports P1 through P6. Ports P1 and P2 use seven control registers, while ports P3, P4, P5, and P6 use only four of the control registers to provide maximum digital input/output flexibility to the application:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Interrupt processing of external events is fully implemented for all eight bits of ports P1 and P2.
- Read/write access to all registers using all instructions is possible.



SLAS272A – JULY 2000 – REVISED JULY 2000

# digital I/O (continued)

The seven control registers are:

|    | Input register                 | 8 bits at ports P1 through P6    |
|----|--------------------------------|----------------------------------|
|    | Output register                | 8 bits at ports P1 through P6    |
|    | Direction register             | 8 bits at ports P1 through P6    |
|    | Interrupt edge select          | 8 bits at ports P1 and P2        |
|    | Interrupt flags                | 8 bits at ports P1 and P2        |
|    | Interrupt enable               | 8 bits at ports P1 and P2        |
|    | Selection (port or module)     | 8 bits at ports P1 through P6    |
| E۵ | ch one of these registers cont | ains eight hits. Two interrupt v |

Each one of these registers contains eight bits. Two interrupt vectors are implemented: one commonly used for any interrupt event on ports P1.0 to P1.7, and another commonly used for any interrupt event on ports P2.0 to P2.7.

Ports P3, P4, P5, and P6 have no interrupt capability.

# Watchdog Timer

The primary function of the Watchdog Timer (WDT) module is to perform a controlled system restart after a software upset has occurred. A system reset is generated if the selected time interval expires. If an application does not require this watchdog function, the module can work as an interval timer, which generates an interrupt after a selected time interval.

The Watchdog Timer counter (WDTCNT) is a 15/16-bit up-counter not directly accessible by software. The WDTCNT is controlled using the Watchdog Timer control register (WDTCTL), which is an 8-bit read/write register. Writing to WDTCTL in either operating mode (watchdog or timer) is only possible when using the correct password (05Ah) in the high-byte. If any value other than 05Ah is written to the high-byte of the WDTCTL, a system reset PUC is generated. The password is read as 069h to minimize accidental write operations to the WDTCTL register. The low-byte stores data written to the WDTCTL. In addition to the Watchdog Timer control bits, there are two bits included in the WDTCTL that configure the NMI pin.

# USART0 and USART1

There are two USART peripherals implemented in the MSP430x14x: USART0 and USART1; but only one in the MSP430x13x configuration: USART0. Both have an identical function as described in the applicable chapters of the *MSP430x1xx User's Guide*. They use different pins to communicate, and different registers for module control. Registers with identical functions have different addresses.

The universal synchronous/asynchronous interface is a dedicated peripheral module used in serial communications. The USART supports synchronous SPI (3- or 4-pin), and asynchronous UART communication protocols, using double-buffered transmit and receive channels. Data streams of 7 or 8 bits in length can be transferred at a rate determined by the program, or by an external clock. Low-power applications are optimized by UART mode options which allow for the reception of only the first byte of a complete frame. The application software should then decide if the succeeding data is to be processed. This option reduces power consumption.

Two dedicated interrupt vectors are assigned to each USART module—one for the receive and one for the transmit channels.



# timer\_A (three capture/compare registers)

The timer module offers one sixteen-bit counter and three capture/compare registers. The timer clock source can be selected from an external source TACLK (SSEL=0 or 3), or from two internal sources—ACLK (SSEL=1) or SMCLK (SSEL=2). The clock source can be divided by one, two, four, or eight. The timer can be fully controlled (in word mode)—it can be halted, read, and written; it can be stopped, run continuously, or made to count up or up/down using one compare block to determine the period. The three capture/compare blocks are configured by the application to run in capture or compare mode.

The capture mode is mostly used to individually measure internal or external events from any combination of positive, negative, or positive and negative edges. It can also be stopped by software. Three different external events can be selected: TA0, TA1, and TA2. In the capture/compare register CCR2, ACLK is the capture signal if CCI2B is selected. Software capture is chosen if CCISx=2 or CCISx=3.

The compare mode is mostly used to generate timing for the software or application hardware, or to generate pulse-width modulated output signals for various purposes like D/A conversion functions or motor control. An individual output module is assigned to each of the three capture/compare registers. This module can run independently of the compare function or can be triggered in several ways.



Figure 2. Timer\_A, MSP430x13x/14x Configuration

Two interrupt vectors are used by the module. One vector is assigned to capture/compare block CCR0, and one common-interrupt vector is implemented for the timer and the other two capture/compare blocks. The three interrupt events using the same vector are identified by an individual interrupt vector word. The interrupt vector word is used to add an offset to the program counter so that the interrupt handler software continues at the corresponding program location. This simplifies the interrupt handler and assigns each interrupt event the same five-cycle overhead.



SLAS272A – JULY 2000 – REVISED JULY 2000

# timer\_B (7 capture/compare registers in 'x14x and 3 capture/compare rregisters in 'x13x)

Timer\_B7 is identical to Timer\_A3, except for the following:

- The timer counter can be configured to operate in 8-, 10-, 12-, or 16-bit mode.
- The function of the capture/compare registers is slightly different when in compare mode. In Timer\_B, the compare data is written to the capture/compare register, but is then transferred to the associated compare latch for the comparison.
- All output level Outx can be set to Hi-Z from the TboutH external signal.
- The SCCI bit is not implemented in Timer\_B
- Timer\_B7 has seven capture compare registers

The timer module has one sixteen-bit counter and seven capture/compare registers. The timer clock source can be selected from an external source TBCLK (SSEL=0 or 3), or from two internal sources: ACLK (SSEL=1) and SMCLK (SSEL=2)). The clock source can be divided by one, two, four, or eight. The timer can be fully controlled (in word mode): it can be halted, read, and written; it can be stopped, run continuously, or made to count up or up/down using one compare block to determine the period. The seven capture/compare blocks are configured by the application to run in capture or in compare mode.

The capture mode is mostly used to measure external or internal events from any combination of positive, negative, or positive and negative edges. It can also be stopped by software. Any of seven different external events TB0 to TB6 can be selected. In the capture/compare register CCR6, ACLK is the capture signal if CCI6B is selected. Software capture is chosen if CCISx=2 or CCISx=3.

The compare mode is mostly used to generate timing for the software or application hardware, or to generate pulse-width modulated output signals for various purposes such as D/A conversion functions or motor control. An individual output module is assigned to each of the seven capture/compare registers. This module can run independently of the compare function, or can be triggered in several ways. The comparison is made from the data in the compare latches (TBCLx) and not from the compare register.

Two interrupt vectors are used by the module. One vector is assigned to capture/compare block CCR0, and one common interrupt vector is implemented for the timer and the other six capture/compare blocks. The seven interrupt events using the same vector are identified by an individual interrupt vector word. The interrupt vector word is used to add an offset to the program counter so that the interrupt handler software continues at the corresponding program location. This simplifies the interrupt handler and assigns each interrupt event the same five-cycle overhead.



SLAS272A - JULY 2000 - REVISED JULY 2000

#### compare latches (TBCLx)

The compare latches can be loaded directly by software or via selected conditions triggered by the PWM function. They are reset by the POR signal.

| Load TBCLx immediate, CLLD=0:        | Capture/compare register CCRx and the corresponding compare latch are loaded simultaneously.                                                                                      |
|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Load TBCLx at Zero, CLLD=1:          | The data in capture/compare register CCRx is loaded to the corresponding compare latch when the 16-bit timer TBR counts to zero.                                                  |
| Load TBCLx at Zero + Period, CLLD=2: | The data in capture/compare register CCRx is loaded to the corresponding compare latch when the 16-bit timer TBR counts to zero or when the next period starts (in UP/DOWN mode). |
| Load TBCLx at EQUx, CLLD=3:          | The data in capture/compare register CCRx is loaded when CCRx is equal to TBR.                                                                                                    |

Loading the compare latches can be done individually or in groups. Individually means that whenever the selected load condition (see above) is true, the CCRx data is loaded into TBCLx.

| Load TBCLx individually,<br>TBCLGRP=0: | Compare latch TBCLx is loaded when the selected load condition (CLLD) is true.                                                                                                                                                                                            |
|----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Dual load TBCLx mode,<br>TBCLGRP=1:    | Two compare latches TBCLx are loaded when data are written to both CCRx registers of the same group and the load condition (CLLD) is true. Three groups are defined: CCR1+CCR2, CCR3+CCR4, and CCR5+CCR6.                                                                 |
| Triple load TBCLx mode,<br>TBCLGRP=2:  | Three compare latches TBCLx are loaded when data are written to all CCRx registers of the same group and then the selected load condition (CLLD) is true. Two groups are defined: CCR1+CCR2+CCR3 and CR4+CCR5+CCR6.                                                       |
| Full load TBCLx mode,<br>TBCLGRP=3:    | All seven compare latches TBCLx are loaded when data are written to all seven CCRx registers and then the selected load condition (CLLD) is true. All CCRx data, CCR0+CCR1+CCR2+CCR3+CCR4+CCR5+CCR6, are simultaneously loaded to the corresponding SHRx compare latches. |



SLAS272A - JULY 2000 - REVISED JULY 2000

#### compare latches (TBCLx) (continued)





SLAS272A - JULY 2000 - REVISED JULY 2000

#### comparator\_A

The primary functions of the comparator module are support of precision slope conversion in A/D applications, battery voltage supervision, and external analog signal monitoring. The comparator is connected to port pins P2.3 (+ terminal) and to P2.4 (-terminal). It is controlled via eight control bits in the CACTL register.





SLAS272A – JULY 2000 – REVISED JULY 2000

# comparator\_A

| The control bit | ts are:      |                                                                                                                                                                                                                                                                |
|-----------------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CAOUT,          | 05Ah, bit0   | Comparator output                                                                                                                                                                                                                                              |
| CAF,            | 05Ah, bit1   | The comparator output is transparent or fed through a small filter                                                                                                                                                                                             |
| P2CA0,          | 05Ah, bit2   | <ul><li>0: Pin P2.3/CA0/TA1 is not connected to Comparator_A.</li><li>1: Pin P2.3/CA0/TA1 is connected to Comparator_A.</li></ul>                                                                                                                              |
| P2CA1,          | 05Ah, bit3   | <ul><li>0: Pin P2.4/CA1/TA2 is not connected to Comparator_A.</li><li>1: Pin P2.4/CA1/TA2 is connected to Comparator_A.</li></ul>                                                                                                                              |
| CACTL2.4<br>to  | 05Ah, bit4   | Bits are implemented but do not control any hardware in this device.                                                                                                                                                                                           |
| CATCTL2.7       | 05Ah, bit7   |                                                                                                                                                                                                                                                                |
| CAIFG,          | 059h, bit0   | Comparator_A interrupt flag                                                                                                                                                                                                                                    |
| CAIE,           | 059h, bit1   | Comparator_A interrupt enable                                                                                                                                                                                                                                  |
| CAIES,          | 059h, bit2   | Comparator_A interrupt edge select bit<br>0: The rising edge sets the Comparator_A interrupt flag CAIFG<br>1: The falling edge set the Comparator_A interrupt flag CAIFG                                                                                       |
| CAON,           | 059h, bit3   | The comparator is switched on.                                                                                                                                                                                                                                 |
| CAREF,          | 059h, bit4,5 | <ul> <li>Comparator_A reference</li> <li>0: Internal reference is switched off, an external reference can be applied.</li> <li>1: 0.25 × VCC reference selected.</li> <li>2: 0.50 × VCC reference selected.</li> <li>3: A diode reference selected.</li> </ul> |
| CARSEL,         | 059h, bit6   | An internal reference V <sub>CAREF</sub> , selected by CAREF bits, can be applied to signal path CA0 or CA1. The signal V <sub>CAREF</sub> is only driven by a voltage source if the value of CAREF control bits is 1, 2, or 3.                                |
| CAEX,           | 059h, bit7   | The comparator inputs are exchanged, used to measure and compensate the offset of the comparator.                                                                                                                                                              |

Eight additional bits are implemented into the Comparator\_A module. They enable the software to switch off the input buffer of Port P2. A CMOS input buffer can dissipate supply current when the input is not near  $V_{SS}$  or  $V_{CC}$ . Control bits CAPI0 to CAIP7 are initially reset and the port input buffer is active. The port input buffer is inactive if the corresponding control bit is set.

# A/D converter

The 12-bit analog-to-digital converter (ADC) uses a 10-bit weighted capacitor array plus a 2-bit resistor string. The CMOS threshold detector in the successive-approximation conversion technique determines each bit by examining the charge on a series of binary-weighted capacitors. The features of the ADC are:

- 12-bit converter with ±1 LSB differential (DNL) and ±1 LSB integral nonlinearity (INL)
- Built-in sample-and-hold
- Eight external and four internal analog channels. The external ADC input terminals are shared with digital port I/O pins.
- Internal reference voltage V<sub>REF+</sub> of 1.5 V or 2.5 V, software-selectable by control bit 2\_5V
- Internal-temperature diode for temperature measurement
- Battery-voltage measurement: N = 0.5 × (AV<sub>CC</sub> AV<sub>SS</sub>) × 4096/1.5V; V<sub>REF</sub>+ is selected for 1.5 V.



# A/D converter (continued)

- Source of positive reference voltage level V<sub>R+</sub> can be selected as internal (1.5 V or 2.5 V), external, or AV<sub>CC</sub>. The source is selected individually for each channel.
- Source of negative reference voltage level V<sub>R</sub>- can be selected as external or AV<sub>SS</sub>. The source is selected individually for each channel.
- Conversion time can be selected from various clock sources: ACLK, MCLK, SMCLK, or the internal ADC12CLK oscillator. The clock source is divided by an integer from 1 to 8, as selected by software.
- Channel conversion: individual channels, a group of channels, or repeated conversion of a group of channels. If conversion of a group of channels is selected, the sequence, the channels, and the number of channels in the group can be defined by software. For example, a1-a2-a5-a2-a2-....
- The conversion is enabled by the ENC bit, and can be triggered by software via sample and conversion control bit ADC12SC, Timer\_A3, or Timer\_Bx. Most of the control bits can be modified only if ENC control bit is low. This prevents unpredictable results caused by unintended modification.
- Sampling time can be 4 × n0 × ADC12CLK or 4 × n1 × ADC12CLK. It can be selected to sample as long as the sample signal is high (ISSH=0) or low (ISSH=1). SHT0 defines n0 and SHT1 defines n1.
- The conversion result is stored in one of sixteen registers. The sixteen registers have individual addresses and can be accessed via software. Each of the sixteen registers is linked to an 8-bit register that defines the positive and negative reference source and the channel assigned.





SLAS272A - JULY 2000 - REVISED JULY 2000

# A/D converter (continued)

| SREF | VOLTAGE AT VR+                                       | VOLTAGE AT VR-                      |  |  |  |  |
|------|------------------------------------------------------|-------------------------------------|--|--|--|--|
| 0    | AVCC                                                 | AV <sub>SS</sub>                    |  |  |  |  |
| 1    | V <sub>REF+</sub> (internal)                         | AV <sub>SS</sub>                    |  |  |  |  |
| 2, 3 | Ve <sub>REF+</sub> (external)                        | AVSS                                |  |  |  |  |
| 4    | AVCC                                                 | VREF_/VeREF_ (internal or external) |  |  |  |  |
| 5    | V <sub>REF+</sub> (internal)                         | VREF_/VeREF_ (internal or external) |  |  |  |  |
| 6, 7 | VeREF+ (external) VREF_/VeREF_ (internal or external |                                     |  |  |  |  |

#### Table 4. Reference Voltage Configurations

# control registers ADC12CTL0 and ADC12CTL1

All control bits are reset during POR. POR is active after  $V_{CC}$  or a reset condition is applied to pin RST/NMI. A more detailed description of the control bit functions is found in the ADC12 module description (in the user's guide). Most of the control bits in registers ADC12CTL0, ADC12CTL1, and ADC12MCTLx can only be modified if ENC is low.

The following illustration highlights these bits. Six bits are excluded and can be unrestrictedly modified: ADC12SC, ENC, ADC12TOVIE, ADC12OVIE, and CONSEQ.

^

| The control b | oits of control registers | ADC12CTL0 and AD | C12C | TL1 | are: |   |  |
|---------------|---------------------------|------------------|------|-----|------|---|--|
|               | 15                        |                  | 8    | 7   |      |   |  |
| ADOIOTIA      |                           | 1                | 1    |     | 1    | 1 |  |

|                        | 15                                                                 | 0                                                                                                                                                                                                                                                                     | 1                              |                       |                        |                     |                | U               |  |  |  |
|------------------------|--------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------|------------------------|---------------------|----------------|-----------------|--|--|--|
| ADC12CTL0              | SHT1                                                               | SHTO                                                                                                                                                                                                                                                                  | MSC 2_5 V                      | REF AI                | DC12 ADC12<br>ON OVIE  | ADC12<br>TOVIE      | ENC            | ADC12<br>SC     |  |  |  |
| U1AUN L                | rw–(0)                                                             | rw–(0)                                                                                                                                                                                                                                                                | rw–(0) rw–(0)                  | rw–(0) rv             | w–(0) rw–(0            | ) rw–(0)            | rw–(0)         | rw–(0)          |  |  |  |
| ADC12SC<br>01A0h, bit0 | Sample and con<br>is recommended                                   | vert. The ADC12SC bit<br>I that ISSH=0.                                                                                                                                                                                                                               | is used to co                  | ontrol the            | e conversi             | on by s             | softwa         | are. It         |  |  |  |
|                        | SHP=1: Chang<br>operati<br>(BUSY                                   | ing the ADC12SC bit f<br>on. Bit ADC12SC is auto<br>=0).                                                                                                                                                                                                              | rom 0 to 1<br>matically res    | starts th<br>set when | ne sample<br>the conve | e and o<br>ersion i | conve<br>s com | ersion<br>plete |  |  |  |
|                        | SHP=0: A high I<br>it is res                                       | evel of bit ADC12SC det<br>et (by software). The co                                                                                                                                                                                                                   | ermines the s<br>inversion tak | sample ti<br>es 13 A  | ime. Conv<br>DC12CLk   | ersion<br>C cycles  | starts<br>3.   | once            |  |  |  |
| ENC<br>01A0h, bit1     | Enable conversions<br>signals, only if<br>ADC12CTL0 and<br>is low. | Enable conversion. A conversion can be started by software (via ADC12SC) or by external signals, only if the enable conversion bit ENC is high. Most of the control bits in ADC12CTL0 and ADC12CTL1, and all the bits in ADCMCTL.x can only be changed if ENC is low. |                                |                       |                        |                     |                |                 |  |  |  |
|                        | 0 : No conversior                                                  | n can be started. This is                                                                                                                                                                                                                                             | the initial sta                | ate.                  |                        |                     |                |                 |  |  |  |
|                        | 1: The first samp<br>The operation                                 | le and conversion starts<br>selected proceeds as lo                                                                                                                                                                                                                   | with the firs                  | t rising e<br>is set. | edge of the            | e samp              | ling s         | ignal.          |  |  |  |



# control registers ADC12CTL0 and ADC12CTL1

| ADC12TOVIE<br>01A0h, bit2 | Conversion time overflow interrupt enable.<br>The timing overflow takes place and a timing overflow vector is generated if another start<br>of sample and conversion is requested while the current conversion or sequence of<br>conversions is still active. The timing overflow enable, if set, may request an interrupt. |                                                                                                                                                                                                                                                                                                                                                                                                        |                            |                         |                 |                   |                 |                |                   |                  |                |                  |                    |                         |
|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|-------------------------|-----------------|-------------------|-----------------|----------------|-------------------|------------------|----------------|------------------|--------------------|-------------------------|
| ADC12OVIE<br>01A0h, bit3  | Overflow i<br>The overf<br>ADC12ME<br>overflow-in<br>and an int                                                                                                                                                                                                                                                             | Overflow interrupt enables the individual enable for the overflow-interrupt vector.<br>The overflow takes place if the next conversion result is written into ADC memory<br>ADC12MEMx but the previous result was not read. If an overflow vector is generated, the<br>overflow-interrupt enable flag ADC12OVIE and the general-interrupt enable GIE are set<br>and an interrupt service is requested. |                            |                         |                 |                   |                 |                |                   |                  |                |                  |                    |                         |
| ADC12ON<br>01A0h, bit4    | Switch on core is por                                                                                                                                                                                                                                                                                                       | the 12<br>wered                                                                                                                                                                                                                                                                                                                                                                                        | 2-bit A<br>1 up.           | DC co                   | ore. M          | ake s             | ure th          | atthe          | settlir           | ng tim           | ing cc         | onstraii         | nts are            | met if ADC              |
|                           | 0: Power                                                                                                                                                                                                                                                                                                                    | consu                                                                                                                                                                                                                                                                                                                                                                                                  | Imptic                     | on of t                 | he co           | re is             | off. N          | o con          | versic            | on is s          | tarteo         | d.               |                    |                         |
|                           | 1: ADC co<br>reset to                                                                                                                                                                                                                                                                                                       | ore is<br>cons                                                                                                                                                                                                                                                                                                                                                                                         | suppl<br>erve              | ied w<br>powe           | ith po<br>r.    | wer. I            | f no A          | VD co          | nvers             | sion is          | s requ         | ired, A          | DC12               | ON can be               |
| REFON                     | Reference                                                                                                                                                                                                                                                                                                                   | e volta                                                                                                                                                                                                                                                                                                                                                                                                | ige or                     | า                       |                 |                   |                 |                |                   |                  |                |                  |                    |                         |
| 01A0h, bit5               | 0: The inte<br>voltage                                                                                                                                                                                                                                                                                                      | ernal i<br>gene                                                                                                                                                                                                                                                                                                                                                                                        | refere<br>rator.           | ence v                  | oltage          | e is sv           | vitche          | d off.         | No po             | ower i           | s con          | sumec            | d by the           | e reference             |
|                           | 1: The inte<br>settling<br>convers                                                                                                                                                                                                                                                                                          | ernal<br>time<br>sion is                                                                                                                                                                                                                                                                                                                                                                               | refere<br>of th<br>s start | ence<br>ne refe<br>ted. | voltaç<br>erenc | ge is :<br>e vol  | switch<br>tage  | ned o<br>shoul | n and<br>d be     | l cons<br>over   | sumes<br>befor | addit<br>e the   | ional  <br>first s | oower. The<br>ample and |
| 2_5V                      | Reference                                                                                                                                                                                                                                                                                                                   | e volta                                                                                                                                                                                                                                                                                                                                                                                                | ige le                     | vel                     |                 |                   |                 |                |                   |                  |                |                  |                    |                         |
| 01A0h, bit6               | 0: The inte                                                                                                                                                                                                                                                                                                                 | ernal-                                                                                                                                                                                                                                                                                                                                                                                                 | refere                     | ence v                  | /oltag          | e is 1            | .5 V i          | f REF          | ON =              | 1.               |                |                  |                    |                         |
|                           | 1: The inte                                                                                                                                                                                                                                                                                                                 | ernal-                                                                                                                                                                                                                                                                                                                                                                                                 | refere                     | ence v                  | /oltag          | e is 2            | .5 V i          | f REF          | ON =              | 1.               |                |                  |                    |                         |
| MSC                       | Multiple sa                                                                                                                                                                                                                                                                                                                 | ample                                                                                                                                                                                                                                                                                                                                                                                                  | andc                       | conve                   | rsion.          | Work              | s only          | wher           | n the s           | ample            | e time         | r is sel         | ected              | to generate             |
| 01A0h, bit7               | the sampl sequence                                                                                                                                                                                                                                                                                                          | e sigr<br>of ch                                                                                                                                                                                                                                                                                                                                                                                        | nal ar<br>annel            | nd to<br>(CON           | repea<br>NSEC   | t sing<br>(≠0) is | le ch<br>s sele | annel<br>cted. | , sequ            | uence            | e of cl        | nannel           | l, or w            | hen repeat              |
|                           | 0 :Only or                                                                                                                                                                                                                                                                                                                  | ne sar                                                                                                                                                                                                                                                                                                                                                                                                 | nple i                     | s take                  | en.             |                   |                 |                |                   |                  |                |                  |                    |                         |
|                           | 1 : If SHP i                                                                                                                                                                                                                                                                                                                | s set a                                                                                                                                                                                                                                                                                                                                                                                                | and C                      | ONS                     | EQ = {          | [1, 2, 0          | or 3}, 1        | then t         | he risi           | nged             | ge of          | the sa           | mple ti            | mer's input             |
|                           | signal s                                                                                                                                                                                                                                                                                                                    | tarts f<br>conve                                                                                                                                                                                                                                                                                                                                                                                       | he re<br>rsion             | peata<br>s are          | and/o<br>imme   | r the s<br>diate  | eque<br>y star  | nce o<br>ted a | f chan<br>fter th | inel m<br>e curi | ode.<br>ent c  | Then t<br>onvers | he sec<br>sion is  | ond and all completed.  |
| SHT0<br>01A0h, bit8–11    | Sample-a                                                                                                                                                                                                                                                                                                                    | nd-ho                                                                                                                                                                                                                                                                                                                                                                                                  | ld Tin                     | ne0                     |                 |                   |                 |                |                   |                  |                |                  |                    |                         |
| SHT1                      | Sample-a                                                                                                                                                                                                                                                                                                                    | nd-ho                                                                                                                                                                                                                                                                                                                                                                                                  | ld Tin                     | ne1                     |                 |                   |                 |                |                   |                  |                |                  |                    |                         |
| 01A0h, bit12–15           | The samp                                                                                                                                                                                                                                                                                                                    | le tim                                                                                                                                                                                                                                                                                                                                                                                                 | e is a                     | multi                   | ple of          | the A             | ADC1            | 2CLK           | × 4:              |                  |                |                  |                    |                         |
|                           | t <sub>sam</sub>                                                                                                                                                                                                                                                                                                            | ple =                                                                                                                                                                                                                                                                                                                                                                                                  | $4 \times A$               | DC12                    | CLK             | × n               |                 |                |                   |                  |                |                  |                    |                         |
|                           | SHT0/1                                                                                                                                                                                                                                                                                                                      | 0                                                                                                                                                                                                                                                                                                                                                                                                      | 1                          | 2                       | 3               | 4                 | 5               | 6              | 7                 | 8                | 9              | 10               | 11                 | 12–15                   |
|                           | n                                                                                                                                                                                                                                                                                                                           | 1                                                                                                                                                                                                                                                                                                                                                                                                      | 2                          | 4                       | 8               | 16                | 24              | 32             | 48                | 64               | 96             | 128              | 192                | 256                     |

The sampling time defined by SHT0 is used when ADC12MEM0 through ADC12MEM7 are used during conversion. The sampling time defined by SHT1 is used when ADC12MEM8 through ADC12MEM15 are used during conversion.



SLAS272A - JULY 2000 - REVISED JULY 2000

#### control registers ADC12CTL0 and ADC12CTL1 (continued) 15 8 0 ADC12CTL1 ADC12 CSStartAdd ADC12DIV CONSEQ SHS SHP ISSH ADC12SSEL BUSY 01A2h rw-(0) r -(0) ADC12BUSY The BUSY signal indicates an active sample and conversion operation. 01A2h, bit0 0: No conversion is active. The enable conversion bit ENC can be reset normally. 1: A sample period. Conversion or conversion sequence is active. CONSEQ Select the conversion mode. Repeat mode is on if CONSEQ.1 (bit 1) is set. 01A2h, bit1/2 0: One single channel is converted 1: One single sequence of channels is converted 2: Repeating conversion of one single channel 3: Repeating conversion of a sequence of channels ADC12SSEL Selects the clock source for the converter core 01A2h, bit3/4 0: Internal oscillator embedded in the ADC12 module 1: ACLK 2: MCLK 3: SMCLK ADC12DIV Selects the division rate for the clock source selected by ADC12SSEL. The clock-opera-01A2h, bit5,6,7 tion signal ADC12CLK is used in the converter core. The conversion, without sampling time, requires 13 ADC12CLK clocks. 0 to 7: Divide selected clock source by integer from 1 to 8 ISSH Invert source for the sample signal 01A2h, bit8 0: The source for the sample signal is not inverted. 1: The source for the sample signal is inverted. SHP Sample-and-hold pulse, programmable length of sample pulse 01A2h, bit9 0: The sample operation lasts as long as the sample-and-hold signal is 1. The conversion operation starts if the sample-and-hold signal goes from 1 to 0. 1: The sample time (sample signal is high) is defined by nx4x(1/f<sub>ADC12CLK</sub>). SHTx holds the data for n. The conversion starts when the sample signal goes from 1 to 0. SHS Source for sample-and-hold 01A2h, bit10/11 0: Control bit ADC12SC triggers sample-and-hold followed by the A/D conversion. 1: The trigger signal for sample-and-hold and conversion comes from Timer\_A3.EQU1. 2: The trigger signal for sample-and-hold and conversion comes from Timer\_B.EQU0. 3: The trigger signal for sample-and-hold and conversion comes from Timer\_B.EQU1. CStartAdd Conversion start address CstartAdd is used to define which ADC12 control memory is 01A2h, bit12 to used to start a (first) conversion. The value of CstartAdd ranges from 0 to 0Fh, correspondbit15 ing to ADC12MEM0 to ADC12MEM15 and the associated control registers ADC12MCTL0 to ADC12MCTL15.



SLAS272A - JULY 2000 - REVISED JULY 2000

### control register ADC12MCTLx and conversion memory ADC12MEMx

All control bits are reset during POR. POR is active after application of  $V_{CC}$ , or after a reset condition is applied to pin RST/NMI. Control registers ADC12MCTL.x can be modified only if enable conversion control bit ENC is reset. Any instruction that writes to an ADC12MCTLx register while the ENC bit is reset has no effect. A more detailed description of the control bit functions is found in the ADC12 module description (in the *MSP430x1xx User's Guide*).

There are sixteen ADC12MCTLx 8-bit memory control registers and sixteen ADC12MEMx 16-bit registers. Each of the memory control registers is associated with one ADC12MEMx register; for example, ADC12MEM0 is associated with ADC12MCTL0, ADC12MEM1, is associated with ADC12MCTL1, etc.



The control register bits are used to select the analog channel, the reference voltage sources for  $V_{R+}$  and  $V_{R-}$ , and a control signal which marks the last channel in a group of channels. The sixteen 16-bit registers ADC12MEMx are used to hold the conversion results.

The following illustration shows the conversion-result registers ADC12MEM0 to ADC12MEM15:

|                | 15   |       |         | 12        | 11             |                   |                  |                |                |         |           |         |          |        |         | 0      |
|----------------|------|-------|---------|-----------|----------------|-------------------|------------------|----------------|----------------|---------|-----------|---------|----------|--------|---------|--------|
| 0140h015Eh     | 0    | 0     | 0       | 0         | MSB            |                   | <br>             |                |                |         | <br> <br> |         | <br><br> | <br>   |         | LSB    |
|                | r0   | r0    | r0      | r0        | rw–(0)         | rw–(0)            | rw–(0)           | rw–(0)         | rw–(0)         | rw–(0)  | rw–(0)    | rw–(0)  | ) rw–(0) | rw–(0) | rw–(0)  | rw–(0) |
| ADC12MEM<br>to | ) C  | )140h | , bit0, | The<br>AD | e 12 k<br>C12M | oits of<br>IEM0 1 | f the c<br>to AD | onver<br>C12MI | sion r<br>EM15 | result  | are st    | tored   | in 16    | contro | ol regi | sters  |
| ADC12MEM       | 15 C | )15Eh | , bit15 | The       | e 12 b         | its are           | right-           | justifie       | d and          | l the u | pper fo   | our bit | s are a  | always | s read  | as 0.  |

# ADC12 interrupt flags ADC12IFG.x and enable registers ADC12IEN.x

There are 16 ADC12IFG.x interrupt flags, 16 ADC12IE.x interrupt-enable bits, and one interrupt-vector word. The 16 interrupt flags and enable bits are associated with the 16 ADC12MEMx registers. For example, register ADC12MEM0, interrupt flag ADC12IFG.0, and interrupt-enable bit ADC12IE.0 form one conversion-result block.

ADC12IFG.0 has the highest priority and ADC12IFG.15 has the lowest priority.

All interrupt flags and interrupt-enable bits are reset during POR. POR is active after application of V<sub>CC</sub> or after a reset condition is applied to the RST/NMI pin.

# ADC12 interrupt vector register

The 12-bit ADC has one interrupt vector for the overflow flag, the timing overflow flag, and sixteen interrupt flags. This vector indicates that a conversion result is stored into registers ADC12MEMx. Handling of the 18 flags is assisted by the interrupt-vector word. The 16-bit vector word ADC12IV indicates the highest pending interrupt. The interrupt-vector word is used to add an offset to the program counter so that the interrupt-handler software continues at the corresponding program location according to the interrupt event. This simplifies the interrupt-handler operation and assigns each interrupt event the same five-cycle overhead.



SLAS272A - JULY 2000 - REVISED JULY 2000

### peripheral file map

| PERIPHERALS WITH WORD ACCESS |                                      |        |       |  |  |  |  |  |  |  |
|------------------------------|--------------------------------------|--------|-------|--|--|--|--|--|--|--|
| Watchdog                     | Watchdog Timer control               | WDTCTL | 0120h |  |  |  |  |  |  |  |
| Timer_B7                     | Timer_B interrupt vector             | TBIV   | 011Eh |  |  |  |  |  |  |  |
| Timer_B3                     | Timer_B control                      | TBCTL  | 0180h |  |  |  |  |  |  |  |
| (see Note 9)                 | Capture/compare control 0            | CCTL0  | 0182h |  |  |  |  |  |  |  |
|                              | Capture/compare control 1            | CCTL1  | 0184h |  |  |  |  |  |  |  |
|                              | Capture/compare control 2            | CCTL2  | 0186h |  |  |  |  |  |  |  |
|                              | Capture/compare control 3            | CCTL3  | 0188h |  |  |  |  |  |  |  |
|                              | Capture/compare control 4            | CCTL4  | 018Ah |  |  |  |  |  |  |  |
|                              | Capture/compare control 5            | CCTL5  | 018Ch |  |  |  |  |  |  |  |
|                              | Capture/compare control 6            | CCTL6  | 018Eh |  |  |  |  |  |  |  |
|                              | Timer_B register                     | TBR    | 0190h |  |  |  |  |  |  |  |
|                              | Capture/compare register 0           | CCR0   | 0192h |  |  |  |  |  |  |  |
|                              | Capture/compare register 1           | CCR1   | 0194h |  |  |  |  |  |  |  |
|                              | Capture/compare register 2           | CCR2   | 0196h |  |  |  |  |  |  |  |
|                              | Capture/compare register 3           | CCR3   | 0198h |  |  |  |  |  |  |  |
|                              | Capture/compare register 4           | CCR4   | 019Ah |  |  |  |  |  |  |  |
|                              | Capture/compare register 5           | CCR5   | 019Ch |  |  |  |  |  |  |  |
|                              | Capture/compare register 6           | CCR6   | 019Eh |  |  |  |  |  |  |  |
| Timer_A3                     | Timer_A interrupt vector             | TAIV   | 012Eh |  |  |  |  |  |  |  |
|                              | Timer_A control                      | TACTL  | 0160h |  |  |  |  |  |  |  |
|                              | Capture/compare control 0            | CCTL0  | 0162h |  |  |  |  |  |  |  |
|                              | Capture/compare control 1            | CCTL1  | 0164h |  |  |  |  |  |  |  |
|                              | Capture/compare control 2            | CCTL2  | 0166h |  |  |  |  |  |  |  |
|                              | Reserved                             |        | 0168h |  |  |  |  |  |  |  |
|                              | Reserved                             |        | 016Ah |  |  |  |  |  |  |  |
|                              | Reserved                             |        | 016Ch |  |  |  |  |  |  |  |
|                              | Reserved                             |        | 016Eh |  |  |  |  |  |  |  |
|                              | Timer_A register                     | TAR    | 0170h |  |  |  |  |  |  |  |
|                              | Capture/compare register 0           | CCR0   | 0172h |  |  |  |  |  |  |  |
|                              | Capture/compare register 1           | CCR1   | 0174h |  |  |  |  |  |  |  |
|                              | Capture/compare register 2           | CCR2   | 0176h |  |  |  |  |  |  |  |
|                              | Reserved                             |        | 0178h |  |  |  |  |  |  |  |
|                              | Reserved                             |        | 017Ah |  |  |  |  |  |  |  |
|                              | Reserved                             |        | 017Ch |  |  |  |  |  |  |  |
|                              | Reserved                             |        | 017Eh |  |  |  |  |  |  |  |
| Multiply                     | Sum extend                           | SumExt | 013Eh |  |  |  |  |  |  |  |
| In MSP430x14x                | Result high word                     | ResHi  | 013Ch |  |  |  |  |  |  |  |
|                              | Result low word                      | ResLo  | 013Ah |  |  |  |  |  |  |  |
|                              | Second operand                       | OP_2   | 0138h |  |  |  |  |  |  |  |
|                              | Multiply signed +accumulate/operand1 | MACS   | 0136h |  |  |  |  |  |  |  |
|                              | Multiply+accumulate/operand1         | MAC    | 0134h |  |  |  |  |  |  |  |
|                              | Multiply signed/operand1             | MPYS   | 0132h |  |  |  |  |  |  |  |
|                              | Multiply unsigned/operand1           | MPY    | 0130h |  |  |  |  |  |  |  |

NOTE 10: Timer\_B7 in MSP430x14x family has 7 CCR, Timer\_B3 in MSP430x13x family has 3 CCR.



SLAS272A - JULY 2000 - REVISED JULY 2000

|                                         | PERIPHERALS WITH WORD ACCESS (CONTINUED) |             |        |  |  |  |  |  |  |  |
|-----------------------------------------|------------------------------------------|-------------|--------|--|--|--|--|--|--|--|
| Flash                                   | Flash control 3                          | FCTL3       | 012Ch  |  |  |  |  |  |  |  |
|                                         | Flash control 2                          | FCTL2       | 012Ah  |  |  |  |  |  |  |  |
|                                         | Flash control 1                          | FCTI 1      | 0128h  |  |  |  |  |  |  |  |
| ADC12                                   | Conversion memory 15                     | ADC12MEM15  | 015Eh  |  |  |  |  |  |  |  |
| See also Perinherals                    | Conversion memory 14                     | ADC12MEM14  | 015Ch  |  |  |  |  |  |  |  |
| with Byte Access                        | Conversion memory 13                     | ADC12MEM13  | 015Ah  |  |  |  |  |  |  |  |
| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | Conversion memory 12                     | ADC12MEM12  | 0158h  |  |  |  |  |  |  |  |
|                                         | Conversion memory 11                     | ADC12MEM11  | 0156h  |  |  |  |  |  |  |  |
|                                         | Conversion memory 10                     |             | 0154h  |  |  |  |  |  |  |  |
|                                         |                                          |             | 0152h  |  |  |  |  |  |  |  |
|                                         |                                          |             | 015211 |  |  |  |  |  |  |  |
|                                         |                                          |             |        |  |  |  |  |  |  |  |
|                                         | Conversion memory 7                      | ADC12MEM7   | 014Eh  |  |  |  |  |  |  |  |
|                                         | Conversion memory 6                      | ADC12MEM6   | 014Ch  |  |  |  |  |  |  |  |
|                                         | Conversion memory 5                      | ADC12MEM5   | 014Ah  |  |  |  |  |  |  |  |
|                                         | Conversion memory 4                      | ADC12MEM4   | 0148h  |  |  |  |  |  |  |  |
|                                         | Conversion memory 3                      | ADC12MEM3   | 0146h  |  |  |  |  |  |  |  |
|                                         | Conversion memory 2                      | ADC12MEM2   | 0144h  |  |  |  |  |  |  |  |
|                                         | Conversion memory 1                      | ADC12MEM1   | 0142h  |  |  |  |  |  |  |  |
|                                         | Conversion memory 0                      | ADC12MEM0   | 0140h  |  |  |  |  |  |  |  |
|                                         | Interrupt-vector-word register           | ADC12IV     | 01A8h  |  |  |  |  |  |  |  |
|                                         | Inerrupt-enable register                 | ADC12IE     | 01A6h  |  |  |  |  |  |  |  |
|                                         | Inerrupt-flag register                   | ADC12IFG    | 01A4h  |  |  |  |  |  |  |  |
|                                         | Control register 1                       | ADC12CTL1   | 01A2h  |  |  |  |  |  |  |  |
|                                         | Control register 0                       | ADC12CTL0   | 01A0h  |  |  |  |  |  |  |  |
| ADC12                                   | ADC memory-control register15            | ADC12MCTL15 | 08Fh   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register14            | ADC12MCTL14 | 08Eh   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register13            | ADC12MCTL13 | 08Dh   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register12            | ADC12MCTL12 | 08Ch   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register11            | ADC12MCTL11 | 08Bh   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register10            | ADC12MCTL10 | 08Ah   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register9             | ADC12MCTL9  | 089h   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register8             | ADC12MCTL8  | 088h   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register7             | ADC12MCTL7  | 087h   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register6             | ADC12MCTL6  | 086h   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register5             | ADC12MCTL5  | 085h   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register4             | ADC12MCTL4  | 084h   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register3             | ADC12MCTL3  | 083h   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register2             | ADC12MCTL2  | 082h   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register1             | ADC12MCTL1  | 081h   |  |  |  |  |  |  |  |
|                                         | ADC memory-control register0             | ADC12MCTL0  | 080h   |  |  |  |  |  |  |  |



SLAS272A - JULY 2000 - REVISED JULY 2000

# peripheral file map (continued)

| PERIPHERALS WITH BYTE ACCESS |                               |          |      |  |  |  |  |
|------------------------------|-------------------------------|----------|------|--|--|--|--|
| UART1                        | Transmit buffer               | UTXBUF.1 | 07Fh |  |  |  |  |
| (Only in 'x14x)              | Receive buffer                | URXBUF.1 | 07Eh |  |  |  |  |
|                              | Baud rate                     | UBR1.1   | 07Dh |  |  |  |  |
|                              | Baud rate                     | UBR0.1   | 07Ch |  |  |  |  |
|                              | Modulation control            | UMCTL.1  | 07Bh |  |  |  |  |
|                              | Receive control               | URCTL.1  | 07Ah |  |  |  |  |
|                              | Transmit control              | UTCTL.1  | 079h |  |  |  |  |
|                              | UART control                  | UCTL.1   | 078h |  |  |  |  |
| UART0                        | Transmit buffer               | UTXBUF.0 | 077h |  |  |  |  |
|                              | Receive buffer                | URXBUF.0 | 076h |  |  |  |  |
|                              | Baud rate                     | UBR1.0   | 075h |  |  |  |  |
|                              | Baud rate                     | UBR0.0   | 074h |  |  |  |  |
|                              | Modulation control            | UMCTL.0  | 073h |  |  |  |  |
|                              | Receive control               | URCTL.0  | 072h |  |  |  |  |
|                              | Transmit control              | UTCTL.0  | 071h |  |  |  |  |
|                              | UART control                  | UCTL.0   | 070h |  |  |  |  |
| Comparator_A                 | CompA port disable            | CAPD     | 05Bh |  |  |  |  |
|                              | CompA control2                | CACTL2   | 05Ah |  |  |  |  |
|                              | CompA control1                | CACTL1   | 059h |  |  |  |  |
| System Clock                 | Basic clock system control2   | BCSCTL2  | 058h |  |  |  |  |
|                              | Basic clock system control1   | BCSCTL1  | 057h |  |  |  |  |
|                              | DCO clock frequency control   | DCOCTL   | 056h |  |  |  |  |
| Port P6                      | Port P6 selection             | P6SEL    | 037h |  |  |  |  |
|                              | Port P6 direction             | P6DIR    | 036h |  |  |  |  |
|                              | Port P6 output                | P6OUT    | 035h |  |  |  |  |
|                              | Port P6 input                 | P6IN     | 034h |  |  |  |  |
| Port P5                      | Port P5 selection             | P5SEL    | 033h |  |  |  |  |
|                              | Port P5 direction             | P5DIR    | 032h |  |  |  |  |
|                              | Port P5 output                | P5OUT    | 031h |  |  |  |  |
|                              | Port P5 input                 | P5IN     | 030h |  |  |  |  |
| Port P4                      | Port P4 selection             | P4SEL    | 01Fh |  |  |  |  |
|                              | Port P4 direction             | P4DIR    | 01Eh |  |  |  |  |
|                              | Port P4 output                | P4OUT    | 01Dh |  |  |  |  |
|                              | Port P4 input                 | P4IN     | 01Ch |  |  |  |  |
| Port P3                      | Port P3 selection             | P3SEL    | 01Bh |  |  |  |  |
|                              | Port P3 direction             | P3DIR    | 01Ah |  |  |  |  |
|                              | Port P3 output                | P3OUT    | 019h |  |  |  |  |
|                              | Port P3 input                 | P3IN     | 018h |  |  |  |  |
| Port P2                      | Port P2 selection             | P2SEL    | 02Eh |  |  |  |  |
|                              | Port P2 interrupt enable      | P2IE     | 02Dh |  |  |  |  |
|                              | Port P2 interrupt-edge select | P2IES    | 02Ch |  |  |  |  |
|                              | Port P2 interrupt flag        | P2IFG    | 02Bh |  |  |  |  |
|                              | Port P2 direction             | P2DIR    | 02Ah |  |  |  |  |
|                              | Port P2 output                | P2OUT    | 029h |  |  |  |  |
|                              | Port P2 input                 | P2IN     | 028h |  |  |  |  |



SLAS272A - JULY 2000 - REVISED JULY 2000

|                   | PERIPHERALS WITH BYTE ACCESS  |       |      |  |  |  |  |  |
|-------------------|-------------------------------|-------|------|--|--|--|--|--|
| Port P1           | Port P1 selection             | P1SEL | 026h |  |  |  |  |  |
|                   | Port P1 interrupt enable      | P1IE  | 025h |  |  |  |  |  |
|                   | Port P1 interrupt-edge select | P1IES | 024h |  |  |  |  |  |
|                   | Port P1 interrupt flag        | P1IFG | 023h |  |  |  |  |  |
|                   | Port P1 direction             | P1DIR | 022h |  |  |  |  |  |
|                   | Port P1 output                | P1OUT | 021h |  |  |  |  |  |
|                   | Port P1 input                 | P1IN  | 020h |  |  |  |  |  |
| Special Functions | SFR module enable 2           | ME2   | 005h |  |  |  |  |  |
|                   | SFR module enable 1           | ME1   | 004h |  |  |  |  |  |
|                   | SFR interrupt flag2           | IFG2  | 003h |  |  |  |  |  |
|                   | SFR interrupt flag1           | IFG1  | 002h |  |  |  |  |  |
|                   | SFR interrupt enable2         | IE2   | 001h |  |  |  |  |  |
|                   | SFR interrupt enable1         | IE1   | 000h |  |  |  |  |  |

#### peripheral file map (continued)

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

| Voltage applied at V <sub>CC</sub> to V <sub>SS</sub>       |                                  |
|-------------------------------------------------------------|----------------------------------|
| Voltage applied to any pin (referenced to V <sub>SS</sub> ) | -0.3 V to V <sub>CC</sub> +0.3 V |
| Diode current at any device terminal .                      | ±2 mA                            |
| Storage temperature (unprogrammed device)                   | –55°C to 150°C                   |
| Storage Temperature (programmed device)                     |                                  |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE: All voltages referenced to V<sub>SS</sub>.



SLAS272A - JULY 2000 - REVISED JULY 2000

# recommended operating conditions

| PARAMET                                                                                                       | ER                                                        |                             | MIN                 | NOM   | MAX                  | UNITS  |
|---------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|-----------------------------|---------------------|-------|----------------------|--------|
| Supply voltage during program execution, $V_{CC}$ (AV                                                         | CC = DACC = ACC                                           | MSP430F13x,<br>MSP430F14x   | 1.8                 |       | 3.6                  | V      |
| Supply voltage during flash memory programming, V<br>(AV <sub>CC</sub> = DV <sub>CC</sub> = V <sub>CC</sub> ) | /cc                                                       | MSP430F13x,<br>MSP430F14x   | 2.7                 |       | 3.6                  | V      |
| Supply voltage, V <sub>SS</sub>                                                                               |                                                           | •                           | 0.0                 |       | 0.0                  | V      |
| Operating free-air temperature range, TA                                                                      |                                                           | MSP430x13x<br>MSP430x14x    | -40                 |       | 85                   | °C     |
|                                                                                                               | LF selected, XTS=0                                        | Watch crystal               |                     | 32768 |                      | Hz     |
| LFX11 Crystal frequency, f(LFXT1)                                                                             | XT1 selected, XTS=1                                       | Ceramic resonator           | 450                 |       | 8000                 | kHz    |
|                                                                                                               | XT1 selected, XTS=1                                       | Crystal                     | 1000                |       | 8000                 | kHz    |
| VT2 optictal fragulation formers                                                                              |                                                           | Ceramic resonator           | 450                 |       | 8000                 |        |
| XT2 crystal frequency, r(XT2)                                                                                 |                                                           | Crystal                     | 1000                |       | 8000                 | KITZ   |
|                                                                                                               |                                                           | V <sub>CC</sub> = 2.2 V     | DC                  |       | 5                    |        |
| Processor frequency (signal MCER), I(System)                                                                  |                                                           | V <sub>CC</sub> = 3.6 V     | DC                  |       | 8                    | IVITIZ |
| Flash-timing-generator frequency, f(FTG)                                                                      |                                                           | MSP430F13x,<br>MSP430F14x   | 257                 |       | 476                  | kHz    |
| Cumulative program time, t <sub>(CPT)</sub> (see Note 12)                                                     | V <sub>CC</sub> = 2.7 V/3.6 V<br>MSP430F13x<br>MSP430F14x |                             |                     | 3     | ms                   |        |
| Low-level input voltage (TCK, TMS, TDI, RST/NMI), V                                                           | IL (excluding Xin, Xout)                                  | V <sub>CC</sub> = 2.2 V/3 V | VSS                 |       | V <sub>SS</sub> +0.6 | V      |
| High-level input voltage (TCK, TMS, TDI, RST/NMI), V <sub>IH</sub> (excluding Xin, Xout)                      |                                                           | V <sub>CC</sub> = 2.2 V/3 V | 0.8V <sub>CC</sub>  |       | VCC                  | V      |
| Input lovels at Xin and Yout                                                                                  | VIL(Xin, Xout)                                            | V <sub>CC</sub> = 2.2 V/3 V | VSS                 |       | 0.2×V <sub>SS</sub>  | V      |
|                                                                                                               | VIH(Xin, Xout)                                            |                             | 0.8×V <sub>CC</sub> |       | VCC                  |        |

NOTES: 11. In LF mode, the LFXT1 oscillator requires a watch crystal and the LFXT1 oscillator requires a 5.1-M $\Omega$  resistor from XOUT to VSS when VCC < 2.5 V. In XT1-mode, the LFXT1. and XT2 oscillators accept a ceramic resonator or a crystal frequency of 4 MHz at  $V_{CC} \ge 2.2$  V. In XT1-mode, the LFXT1 and XT2 oscillators accept a ceramic resonator or an 8-MHz crystal frequency at  $V_{CC} \ge 2.8$  V.

12. In LF mode, the LFXT1 oscillator requires a watch crystal. LFXT1 accepts a ceramic resonator or a crystal in XT1 mode.

13. The cumulative program time must not be exceeded during a segment-write operation.



Figure 3. Frequency vs Supply Voltage, MSP430F13x or MSP430F14x



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                                                                                |                                                                                   |                     | TEST CON                                | DITIONS                 | MIN | NOM | MAX | UNIT |
|----------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|---------------------|-----------------------------------------|-------------------------|-----|-----|-----|------|
| Lunn                                                                                                                                                     | Active mode,<br>f(MCLK) = f(SMCLK) = 1 MHz,                                       | F135,               | T 40°C to 95°C                          | V <sub>CC</sub> = 2.2 V |     | 225 | TBD |      |
| '(AM)                                                                                                                                                    | f(ACLK) = 32,768 Hz<br>XTS=0, SELM=(0,1)                                          | F149                | $T_{A} = -40 \text{ C} 10.03 \text{ C}$ | V <sub>CC</sub> = 3 V   |     | 340 | TBD | μΑ   |
| $I(AM) \qquad \begin{array}{l} \mbox{Active mode,} \\ f(MCLK) = f(SMCLK) = 4 \\ f(ACLK) = 4,096 \\ Hz \\ XTS=0, SELM=(0,1) \\ XTS=0, SELM=3 \end{array}$ | Active mode,<br><sup>f</sup> (MCLK) = f(SMCLK) = 4 096 Hz,<br>f(ACLK) = 4 096 Hz  | F135,               | $T_{A} = -40^{\circ}$ C to 85°C         | V <sub>CC</sub> = 2.2 V |     | TBD | TBD | uА   |
|                                                                                                                                                          | XTS=0, SELM=(0,1)<br>XTS=0, SELM=3                                                | F149                |                                         | V <sub>CC</sub> = 3 V   |     | TBD | TBD | μι   |
|                                                                                                                                                          | Low power mode (LPMO)                                                             | F135,               |                                         | V <sub>CC</sub> = 2.2 V |     | 65  | TBD |      |
| (LPM0)                                                                                                                                                   | Low-power mode, (LPMO)                                                            | F149                | $T_A = -40 \text{ C} 10.85 \text{ C}$   | V <sub>CC</sub> = 3 V   |     | 70  | TBD | μΑ   |
| 10                                                                                                                                                       | low-power mode (LPM2)                                                             |                     |                                         | V <sub>CC</sub> = 2.2 V |     | 11  | TBD | μA   |
| (LPIM2)                                                                                                                                                  |                                                                                   | -power mode, (LPMZ) |                                         | $V_{CC} = 3 V$          |     | 17  | TBD |      |
|                                                                                                                                                          |                                                                                   |                     | $T_A = -40^{\circ}C$                    | V <sub>CC</sub> = 2.2 V |     | 1   | TBD | μΑ   |
|                                                                                                                                                          |                                                                                   |                     | T <sub>A</sub> = 25°C                   |                         |     | 0.9 | TBD |      |
|                                                                                                                                                          | Low-power mode, (LPM3)                                                            |                     | T <sub>A</sub> = 85°C                   |                         |     | 2.7 | TBD |      |
| (LPIVI3)                                                                                                                                                 | $f_{(ACLK)} = 32,768 \text{ Hz}, \text{ SCG0} = 1$                                |                     | $T_A = -40^{\circ}C$                    |                         |     | 2   | TBD |      |
|                                                                                                                                                          | ()(02:1)                                                                          |                     | T <sub>A</sub> = 25°C                   | $V_{CC} = 3 V$          |     | 1.9 | TBD | μΑ   |
|                                                                                                                                                          |                                                                                   |                     | $T_A = 85^{\circ}C$                     |                         |     | 3.9 | TBD |      |
|                                                                                                                                                          |                                                                                   |                     | $T_A = -40^{\circ}C$                    |                         |     | 0.1 | TBD |      |
|                                                                                                                                                          |                                                                                   |                     | $T_A = 25^{\circ}C$                     | V <sub>CC</sub> = 2.2 V |     | 0.1 | TBD | μA   |
| 10                                                                                                                                                       | Low-power mode, (LPM4)                                                            | _                   | T <sub>A</sub> = 85°C                   |                         |     | 1.6 | TBD |      |
| (LPM4)                                                                                                                                                   | I(MCLK) = 0  MHZ,  I(SMCLK) = 0  MHZ<br>$F(\Delta CLK) = 0 \text{ HZ},  SCG0 = 1$ | ۷,                  | $T_A = -40^{\circ}C$                    |                         |     | 0.1 | TBD |      |
|                                                                                                                                                          | (ACLK) = 0.12, 00000 = 1                                                          |                     | $T_A = 25^{\circ}C$                     | V <sub>CC</sub> = 3 V   |     | 0.1 | TBD | μA   |
|                                                                                                                                                          |                                                                                   |                     | T <sub>A</sub> = 85°C                   | ]                       |     | 1.9 | TBD |      |

# supply current into AV<sub>CC</sub> + DV<sub>CC</sub> excluding external current, f<sub>(System)</sub> = 1 MHz



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Current consumption of active mode versus system frequency, F-version

 $I(AM) = I(AM) [1 MHz] \times f(System) [MHz]$ 

Current consumption of active mode versus supply voltage, F-version

 $I_{(AM)} = I_{(AM) [3 V]} + 120 \mu A/V \times (V_{CC} - 3 V)$ 

# SCHMITT-trigger inputs – Ports P1, P2, P3, P4, P5, and P6

|                  | PARAMETER                                       | TEST CONDITIONS         | MIN  | TYP MAX | UNIT |
|------------------|-------------------------------------------------|-------------------------|------|---------|------|
| VIT+             | Positive-going input threshold voltage          | $V_{CC} = 2.2 V$        | 1.1  | 1.3     | V    |
|                  |                                                 | $V_{CC} = 3 V$          | 1.5  | 1.8     | v    |
| \/. <del>_</del> | Negative-going input threshold voltage          | V <sub>CC</sub> = 2.2 V | 0.4  | 0.9     | V    |
| VII-             |                                                 | $V_{CC} = 3 V$          | 0.90 | 1.2     | v    |
|                  | Input/output voltage differential, (hysteresis) | V <sub>CC</sub> = 2.2 V | 0.3  | 1       | V    |
| VI - VO          |                                                 | $V_{CC} = 3 V$          | 0.5  | 1.4     | v    |

#### standard inputs – RST/NMI; JTAG: TCK, TMS, TDI, TDO/TDI

|     | PARAMETER                | TEST CONDITIONS               | MIN     | TYP MAX              | UNIT |
|-----|--------------------------|-------------------------------|---------|----------------------|------|
| VIL | Low-level input voltage  | V <sub>CC</sub> = 2.2 V / 3 V | VSS     | V <sub>SS</sub> +0.6 | V    |
| VIH | High-level input voltage |                               | 0.8×VCC | VCC                  | V    |

#### outputs - Port 1: P1.0 to P1.7; Port 2: P2.0 to P2.5 (see Note 13)

|     | PARAMETER                 | TEST                             | CONDITIONS               |             | MIN                   | TYP MAX               | UNIT |
|-----|---------------------------|----------------------------------|--------------------------|-------------|-----------------------|-----------------------|------|
|     |                           | $I_{OH(max)} = -1.5 \text{ mA},$ | V <sub>CC</sub> = 2.2 V, | See Note 14 | V <sub>CC</sub> -0.25 | VCC                   |      |
| Val | High lovel output voltage | $I_{OH(max)} = -6 mA,$           | V <sub>CC</sub> = 2.2 V, | See Note 15 | VCC-0.6               | VCC                   |      |
| ⊻ОН | High-level output voltage | $I_{OH(max)} = -1.5 \text{ mA},$ | $V_{CC} = 3 V,$          | See Note 14 | V <sub>CC</sub> -0.25 | VCC                   | ] `  |
|     |                           | I <sub>OH(max)</sub> = -6 mA,    | $V_{CC} = 3 V,$          | See Note 15 | V <sub>CC</sub> -0.6  | V <sub>CC</sub>       | ]    |
|     |                           | I <sub>OL(max)</sub> = 1.5 mA,   | $V_{CC} = 2.2 V,$        | See Note 14 | VSS                   | V <sub>SS</sub> +0.25 |      |
| Vei |                           | $I_{OL(max)} = 6 mA,$            | V <sub>CC</sub> = 2.2 V, | See Note 15 | VSS                   | V <sub>SS</sub> +0.6  |      |
| VOL | Low-level output voltage  | $I_{OL(max)} = 1.5 \text{ mA},$  | $V_{CC} = 3 V,$          | See Note 14 | VSS                   | V <sub>SS</sub> +0.25 |      |
|     | Ĩ                         | $I_{OL}(max) = 6 \text{ mA},$    | $V_{CC} = 3 V_{,}$       | See Note 15 | VSS                   | V <sub>SS</sub> +0.6  | ]    |

NOTES: 14. In LF mode, the LFXT1 oscillator requires a 5.1-MΩ resistor connected from XOUT to V<sub>SS</sub> when V<sub>CC</sub> ≤ 2.5V. All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current. The current consumptions in LPM2, LPM3, and LPM4 are measured with active ACLK selected.

15. The maximum total current, I<sub>OH(max)</sub> and I<sub>OL(max)</sub>, for all outputs combined, should not exceed ±12 mA to satisfy the maximum specified voltage drop.

16. The maximum total current, I<sub>OH(max)</sub> and I<sub>OL(max)</sub>, for all outputs combined, should not exceed ±48 mA to satisfy the maximum specified voltage drop.

#### input frequency - Ports P1 to P6

| PARAMETER         | TEST CONDITIONS       |                         | MIN | TYP | MAX | UNIT   |
|-------------------|-----------------------|-------------------------|-----|-----|-----|--------|
| <sup>f</sup> (IN) | 4                     | V <sub>CC</sub> = 2.2 V |     |     | 8   |        |
|                   | $\iota(h) = \iota(L)$ | $V_{CC} = 3 V$          |     |     | 10  | IVITIZ |



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

### capture timing \_ Timer\_A3: TA0, TA1, TA2; Timer\_B7: Tb0 to TB6

|                                                                   | PARAMETER                                                                             | TEST CONDITIONS              | MIN | TYP | MAX | UNIT  |
|-------------------------------------------------------------------|---------------------------------------------------------------------------------------|------------------------------|-----|-----|-----|-------|
| t(int) Ports P2, P4:<br>External trigger signal for the interrupt |                                                                                       | $V_{CC} = 2.2 \text{ V/3 V}$ | 1.5 |     |     | Cycle |
|                                                                   | Ports P2, P4:<br>External trigger signal for the interrupt flag (see Notes 16 and 17) | $V_{CC} = 2.2 V$             | 62  |     |     | ns    |
|                                                                   |                                                                                       | $V_{CC} = 3 V$               | 50  |     |     | 115   |

NOTES: 17. The external signal sets the interrupt flag every time  $t_{(int)}$  is met. It may be set even with trigger signals shorter than  $t_{(int)}$ . The conditions to set the flag must be met independently of this timing constraint.  $t_{(int)}$  is defined in MCLK cycles.

18. The external signal needs additional timing because of the maximum input-frequency constraint.

#### output frequency

|                                                              | PARAMETER                                                                      | TEST                                                                  | CONDITIONS             | MIN           | TYP | MAX           | UNIT   |
|--------------------------------------------------------------|--------------------------------------------------------------------------------|-----------------------------------------------------------------------|------------------------|---------------|-----|---------------|--------|
| fTAx                                                         | TA02, TB0–TB6,<br>Internal clock source, SMCLK signal<br>applied (see Note 18) | C <sub>L</sub> = 20 pF                                                |                        | DC            |     | fSystem       | MLI-7  |
| <sup>f</sup> ACLK,<br><sup>f</sup> MCLK,<br><sup>f</sup> SMC | P5.6/ACLK, P5.4/MCLK, P5.5/SMCLK                                               | C <sub>L</sub> = 20 pF                                                | CL = 20 pF             |               |     | fSystem       | IVITIZ |
|                                                              |                                                                                | P2.0/ACLK<br>C <sub>L</sub> = 20 pF,<br>V <sub>CC</sub> = 2.2 V / 3 V | fACLK = fLFXT1 = fXT1  | 40%           |     | 60%           |        |
|                                                              |                                                                                |                                                                       | fACLK = fLFXT1 = fLF   | 30%           |     | 70%           |        |
|                                                              |                                                                                |                                                                       | fACLK = fLFXT1/n       |               | 50% |               |        |
|                                                              |                                                                                |                                                                       | fSMCLK = fLFXT1 = fXT1 | 40%           |     | 60%           |        |
| <sup>t</sup> Xdc                                             | Duty cycle of output frequency,                                                |                                                                       | fSMCLK = fLFXT1 = fLF  | 35%           |     | 65%           |        |
|                                                              |                                                                                | $C_L = 20 \text{ pF},$<br>$V_{CC} = 2.2 \text{ V} / 3 \text{ V}$      | fSMCLK = fLFXT1/n      | 50%–<br>15 ns | 50% | 50%–<br>15 ns |        |
|                                                              |                                                                                |                                                                       | fSMCLK = fDCOCLK       | 50%–<br>15 ns | 50% | 50%–<br>15 ns |        |

NOTE 19: The limits of the system clock MCLK has to be met; the system (MCLK) frequency should not exceed the limits. MCLK and SMCLK frequencies can be different.

#### external interrupt timing

|                    | PARAMETER                                                                                | TEST CONDITIONS              | MIN | TYP | MAX | UNIT  |
|--------------------|------------------------------------------------------------------------------------------|------------------------------|-----|-----|-----|-------|
| <sup>t</sup> (int) | Ports P1, P2:<br>External trigger signal for the interrupt flag<br>(see Notes 16 and 17) | $V_{CC} = 2.2 \text{ V/3 V}$ | 1.5 |     |     | Cycle |
|                    |                                                                                          | V <sub>CC</sub> = 2.2 V      | 62  |     |     | ne    |
|                    |                                                                                          | V <sub>CC</sub> = 3 V        | 50  |     |     | 115   |

NOTES: 16 The external signal sets the interrupt flag every time  $t_{(int)}$  is met. It may be set even with trigger signals shorter than  $t_{(int)}$ . The conditions to set the flag must be met independently of this timing constraint.  $t_{(int)}$  is defined in MCLK cycles.

17 The external signal needs additional timing because of the maximum input-frequency constraint.

#### wake-up LPM3

|                     | PARAMETER  | TEST      | MIN                         | TYP | MAX | UNIT |    |
|---------------------|------------|-----------|-----------------------------|-----|-----|------|----|
| <sup>t</sup> (LPM3) |            | f = 1 MHz |                             |     |     | 6    |    |
|                     | Delay time | f = 2 MHz | V <sub>CC</sub> = 2.2 V/3 V |     |     | 6    | μs |
|                     |            | f = 3 MHz |                             |     |     | 6    |    |



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

#### leakage current (see Note 19)

| PARAMETER               |                    |                                                   | TEST CONDITIONS                       |                              | MIN | TYP | MAX | UNIT |
|-------------------------|--------------------|---------------------------------------------------|---------------------------------------|------------------------------|-----|-----|-----|------|
| l <sub>lkg</sub> (P1.x) | Leakage            | Port P1 Port 1: V <sub>(P1.x)</sub> (see Note 20) |                                       |                              |     | ±50 |     |      |
| I <sub>lkg(P2.x)</sub>  | Leakage<br>current | Port P2                                           | Port 2: V(P2.3) V(P2.4) (see Note 20) | $V_{CC} = 2.2 \text{ V/3 V}$ |     |     | ±50 | nA   |
| I <sub>lkg(P6.x)</sub>  | current            | Port P6                                           | Port 6: V(P6.x) (see Note 20)         |                              |     |     | ±50 |      |

NOTES: 20. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.

21. The port pin must be selected as input and there must be no optional pullup or pulldown resistor.

#### RAM

| PARAMETER | TEST CONDITIONS          | MIN | TYP | MAX | UNIT |
|-----------|--------------------------|-----|-----|-----|------|
| VRAMh     | CPU HALTED (see Note 21) | 1.6 |     |     | V    |

NOTE 22: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.

#### Comparator\_A (see Note 23)

|                           | PARAMETER                                                                       | TEST CONDITIONS                                                                         | 5                            | MIN  | TYP  | MAX                | UNIT |
|---------------------------|---------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|------------------------------|------|------|--------------------|------|
|                           |                                                                                 |                                                                                         | V <sub>CC</sub> = 2.2 V      |      | 25   | 40                 | A    |
| '(DD)                     |                                                                                 | CAON=1, CARSEL=0, CAREF=0                                                               | V <sub>CC</sub> = 3 V        |      | 45   | 60                 | μΑ   |
| I(Refladder/              |                                                                                 | CAON=1, CARSEL=0,<br>CAREE=1/2/3 No load at                                             | V <sub>CC</sub> = 2.2 V      |      | 30   | 50                 | ıιΔ  |
| RefDiode)                 |                                                                                 | P2.3/CA0/TA1 and P2.4/CA1/TA2                                                           | $V_{CC} = 3 V$               |      | 45   | 71                 | μ    |
| V <sub>(IC)</sub>         | Common-mode input voltage                                                       | CAON =1                                                                                 | $V_{CC} = 2.2 \text{ V/3 V}$ | 0    |      | V <sub>CC</sub> -1 | V    |
| V(Ref025)<br>See Figure 4 | $\frac{\text{Voltage @ 0.25 V}_{\text{CC}} \text{ node}}{\text{V}_{\text{CC}}}$ | PCA0=1, CARSEL=1, CAREF=1,<br>No load at P2.3/CA0/TA1 and<br>P2.4/CA1/TA2, See Figure 4 | V <sub>CC</sub> = 2.2 V/3 V  | 0.23 | 0.24 | 0.25               |      |
| V(Ref050)<br>See Figure 4 | $\frac{\text{Voltage @ 0.5 V}_{\text{CC}} \text{ node}}{\text{V}_{\text{CC}}}$  | PCA0=1, CARSEL=1, CAREF=2,<br>No load at P2.3/CA0/TA1 and<br>P2.4/CA1/TA2, See Figure 4 | V <sub>CC</sub> = 2.2 V/3 V  | 0.47 | 0.48 | 0.5                |      |
|                           |                                                                                 | PCA0=1, CARSEL=1, CAREF=3,                                                              | V <sub>CC</sub> = 2.2 V      | 430  | 550  | 645                | .,   |
| V(RefVT)                  |                                                                                 | P2.4/CA1/TA2                                                                            | V <sub>CC</sub> = 3 V        | 450  | 565  | 660                | mV   |
| V <sub>(offset)</sub>     | Offset voltage                                                                  | See Note 18                                                                             | V <sub>CC</sub> = 2.2 V/3 V  | -30  |      | 30                 | mV   |
| V <sub>hys</sub>          | Input hysteresis                                                                | CAON=1                                                                                  | $V_{CC} = 2.2 \text{ V/3 V}$ | 0    | 0.7  | 1.4                | mV   |
|                           |                                                                                 | $T_A = 25^{\circ}C$ , Overdrive 10 mV, With-                                            | V <sub>CC</sub> = 2.2 V      | 160  | 210  | 300                | ne   |
| l+,                       |                                                                                 | out filter: CAF=0                                                                       | $V_{CC} = 3 V$               | 90   | 150  | 200                | 115  |
| (response LH              | 1)                                                                              | $T_A = 25^{\circ}C$ , Overdrive 10 mV, With                                             | V <sub>CC</sub> = 2.2 V      | 1.6  | 1.9  | 3.4                |      |
|                           |                                                                                 | filter: CAF=1                                                                           | $V_{CC} = 3 V$               | 1.1  | 1.5  | 2.6                | μs   |
|                           |                                                                                 | $T_A = 25^{\circ}C$ ,<br>Overdrive 10 mV without filter:                                | $V_{CC} = 2.2 V$             | 160  | 210  | 300                | 200  |
| t(response HL             | )                                                                               | CAF=0                                                                                   | V <sub>CC</sub> = 3 V        | 90   | 150  | 200                | 115  |
| (                         | ,                                                                               | T <sub>A</sub> = 25°C,                                                                  | V <sub>CC</sub> = 2.2 V      | 1.6  | 1.9  | 3.4                |      |
|                           |                                                                                 | Overdrive 10 mV, with filter: CAF=1                                                     | V <sub>CC</sub> = 3 V        | 1.1  | 1.5  | 2.6                | μs   |

NOTES: 23. The leakage current for the Comparator\_A terminals is identical to  $I_{lkg(Px,x)}$  specification.

24. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator\_A inputs on successive measurements. The two successive measurements are then summed together.



SLAS272A - JULY 2000 - REVISED JULY 2000

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)



Figure 4. V<sub>(RefVT)</sub> vs Temperature, V<sub>CC</sub> = 3 V



Figure 5. V<sub>(RefVT)</sub> vs Temperature, V<sub>CC</sub> = 2.2 V







Figure 7. Overdrive Definition



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

#### POR

|                    | PARAMETER | CONDITIONS                   | Vcc       | MIN | NOM | MAX | UNIT |
|--------------------|-----------|------------------------------|-----------|-----|-----|-----|------|
| t(POR) Delay       |           |                              | 2.2 V/3 V |     | 150 | 250 | μs   |
| V(POR)             |           | $T_A = -40^{\circ}C$         |           | 1.4 |     | 1.8 | V    |
| V <sub>(POR)</sub> | POR       | $T_A = +25^{\circ}C$         |           | 1.1 |     | 1.5 | V    |
| V(POR)             |           | T <sub>A</sub> = +85°C       |           | 0.8 |     | 1.2 | V    |
| V <sub>(min)</sub> |           |                              |           | 0   |     | 0.4 | V    |
| t(Reset)           | PUC/POR   | Reset is accepted internally | 2.2 V/3 V | 2   |     |     | μs   |



### Figure 8. Power-On Reset (POR) vs Supply Voltage



Figure 9. V(POR) vs Temperature



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

#### DCO (see Note 25)

| PARAMETER            | TEST CONDITIONS                                                                      |                             | MIN             | NOM                           | MAX             | UNIT   |
|----------------------|--------------------------------------------------------------------------------------|-----------------------------|-----------------|-------------------------------|-----------------|--------|
| (                    | R <sub>sel</sub> = 0, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C              | V <sub>CC</sub> = 2.2 V     | 0.08            | 0.12                          | 0.15            |        |
| (DCO03)              |                                                                                      | $V_{CC} = 3 V$              | 0.08            | 0.13                          | 0.16            | IVITIZ |
| francia              | R <sub>sel</sub> = 1, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C              | $V_{CC} = 2.2 V$            | 0.14            | 0.19                          | 0.23            |        |
| (DCO13)              |                                                                                      | $V_{CC} = 3 V$              | 0.14            | 0.18                          | 0.22            |        |
| frages               | R <sub>sel</sub> = 2, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C              | V <sub>CC</sub> = 2.2 V     | 0.22            | 0.30                          | 0.36            |        |
| (DCO23)              |                                                                                      | $V_{CC} = 3 V$              | 0.22            | 0.28                          | 0.34            | IVITIZ |
| f(Doood)             | R <sub>sel</sub> = 3, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C              | V <sub>CC</sub> = 2.2 V     | 0.37            | 0.49                          | 0.59            |        |
| (DCO33)              |                                                                                      | $V_{CC} = 3 V$              | 0.37            | 0.47                          | 0.56            | IVITIZ |
| £17.00.00            | $R_{sel} = 4$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$                      | V <sub>CC</sub> = 2.2 V     | 0.61            | 0.77                          | 0.93            |        |
| <sup>1</sup> (DCO43) |                                                                                      | $V_{CC} = 3 V$              | 0.61            | 0.75                          | 0.90            | IVIEZ  |
| <sup>f</sup> (DCO53) | $R_{sel} = 5$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$                      | V <sub>CC</sub> = 2.2 V     | 1               | 1.2                           | 1.5             |        |
|                      |                                                                                      | $V_{CC} = 3 V$              | 1               | 1.3                           | 1.5             |        |
| frages               | R <sub>sel</sub> = 6, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C              | V <sub>CC</sub> = 2.2 V     | 1.6             | 1.9                           | 2.2             |        |
| (DCO63)              |                                                                                      | $V_{CC} = 3 V$              | 1.69            | 2.0                           | 2.29            |        |
| fragers              | R <sub>sel</sub> = 7, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C              | V <sub>CC</sub> = 2.2 V     | 2.4             | 2.9                           | 3.4             |        |
| (DCO73)              |                                                                                      | $V_{CC} = 3 V$              | 2.7             | 3.2                           | 3.65            |        |
| <sup>f</sup> (DCO47) | $R_{sel} = 4$ , DCO = 7, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$                      | V <sub>CC</sub> = 2.2 V/3 V | fDCO40<br>× 1.7 | $^{ m fDCO40}_{ m 	imes 2.1}$ | fDCO40<br>× 2.5 | MHz    |
| S <sub>(Rsel)</sub>  | S <sub>R</sub> = f <sub>Rsel+1</sub> / f <sub>Rsel</sub>                             | V <sub>CC</sub> = 2.2 V/3 V | 1.35            | 1.65                          | 2               |        |
| S <sub>(DCO)</sub>   | $S_{DCO} = f_{DCO+1} / f_{DCO}$                                                      | V <sub>CC</sub> = 2.2 V/3 V | 1.07            | 1.12                          | 1.16            |        |
| D                    | Temperature drift, R <sub>sel</sub> = 4, DCO = 3, MOD = 0                            | V <sub>CC</sub> = 2.2 V     | -0.31           | -0.36                         | -0.40           | 0/ /°C |
| Dt                   | (see Note 26)                                                                        | $V_{CC} = 3 V$              | -0.33           | -0.38                         | -0.43           | 76/ C  |
| DV                   | Drift with V <sub>CC</sub> variation, $R_{Sel} = 4$ , DCO = 3, MOD = 0 (see Note 26) | V <sub>CC</sub> = 2.2 V/3 V | 0               | 5                             | 10              | %/V    |

NOTES: 25. The DCO frequency may not exceed the maximum system frequency defined by parameter Processor frequency, f(System). 26. This parameter is not production tested.



Figure 10. DCO Characteristics



#### SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

#### main DCO characteristics

- Individual devices have a minimum and maximum operation frequency. The specified parameters for fDCOx0 to fDCOx7 are valid for all devices.
- All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel0 overlaps with Rsel1, ... Rsel6 overlaps with Rsel7.
- DCO control bits DCO0, DCO1, and DCO2 have a step size as defined by parameter SDCO.
- Modulation control bits MOD0 to MOD4 select how often fDCO+1 is used within the period of 32 DCOCLK cycles. The frequency f(DCO) is used for the remaining cycles. The frequency is an average equal to f(DCO) × (2<sup>MOD/32</sup>).

|                  | PARAMETER                     | TEST CONDITIONS                                            | MIN                 | NOM | MAX                 | UNIT       |
|------------------|-------------------------------|------------------------------------------------------------|---------------------|-----|---------------------|------------|
| X <sub>CIN</sub> | Integrated input capacitance  | XTS=0; LF oscillator selected $V_{CC} = 2.2 \text{ V/3 V}$ | 12<br>2             |     |                     | ~ <b>F</b> |
|                  |                               | XTS=1; XT1 oscillator selected<br>$V_{CC} = 2.2 V/3 V$     |                     |     |                     | рғ         |
| XCOUT            | Integrated output capacitance | XTS=0; LF oscillator selected $V_{CC} = 2.2 \text{ V/3 V}$ | 12                  |     |                     | ρE         |
|                  |                               | XTS=1; XT1 oscillator selected<br>$V_{CC} = 2.2 V/3 V$     | 2                   |     |                     | pr         |
| X <sub>INL</sub> | Input levels at XIN, XOUT     | $V_{CC} = 2.2 \text{ V/3 V}$                               | VSS                 |     | $0.2 \times V_{CC}$ | V          |
| X <sub>INH</sub> |                               | $V_{CC} = 2.2 \text{ V/3 V}$                               | $0.8 \times V_{CC}$ |     | V <sub>CC</sub>     | V          |

#### crystal oscillator, LFXT1 oscillator (see Note 27)

NOTE 27: The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

#### crystal oscillator, XT2 oscillator (see Note 27)

| PARAMETER        |                               | TEST CONDITIONS              | MIN                 | NOM MAX             | UNIT |
|------------------|-------------------------------|------------------------------|---------------------|---------------------|------|
| X <sub>CIN</sub> | Integrated input capacitance  | $V_{CC} = 2.2 \text{ V/3 V}$ |                     | рF                  |      |
| XCOUT            | Integrated output capacitance | $V_{CC} = 2.2 \text{ V/3 V}$ |                     | рF                  |      |
| X <sub>INL</sub> | Input levels at XIN, XOUT     | $V_{CC} = 2.2 \text{ V/3 V}$ | VSS                 | $0.2 \times V_{CC}$ | V    |
| X <sub>INH</sub> |                               | $V_{CC} = 2.2 \text{ V/3 V}$ | $0.8 \times V_{CC}$ | VCC                 | V    |

NOTE 26: The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

#### USART (see Note 28

|      | PARAMETER            | TEST CONDITIONS  | MIN | NOM MAX | UNIT |
|------|----------------------|------------------|-----|---------|------|
| t(τ) | USART: deglitch time | $V_{CC} = 2.2 V$ | 0.6 | 2.6     | μs   |
|      |                      | $V_{CC} = 2.2 V$ | 0.3 | 1.4     |      |

NOTE 28: The signal applied to the USART receive signal/terminal (URXD) should meet the timing requirements of t<sub>(t)</sub> to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of t<sub>(t)</sub>. The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD line.



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

| P/                                                             | ARAMETER                                                                    | TEST CONDITIONS                                                                                                                 | i                                 | MIN  | NOM  | MAX                        | UNIT |
|----------------------------------------------------------------|-----------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|------|------|----------------------------|------|
| AVCC                                                           | Analog supply voltage                                                       | $AV_{CC}$ and $DV_{CC}$ are connected toge<br>$AV_{SS}$ and $DV_{SS}$ are connected toge<br>V(AVSS) = V(DVSS) = 0 V             | ther<br>ther                      | 1.8  |      | 3.6                        | V    |
|                                                                | Positive built-in reference                                                 | $2_5 V = 1$ for 2.5 V built-in reference                                                                                        | 3 V                               | 2.4  | 2.5  | 2.6                        | V    |
| VREF+                                                          | voltage output                                                              | $I_{V(REF)} + \leq 1 \text{ mA}$                                                                                                | 2.2 V/3 V                         | 1.44 | 1.5  | 1.56                       | V    |
|                                                                | Load current out of VREF+                                                   |                                                                                                                                 | 2.2 V                             | 0.01 |      | -0.5                       | mA   |
| 'VREF+                                                         | terminal                                                                    |                                                                                                                                 | 3 V                               |      |      | -1                         |      |
|                                                                |                                                                             | $I_{V(REF)+} = 500 \ \mu A + - 100 \ \mu A$                                                                                     | 2.2 V                             |      |      | ±1                         | LSB  |
| h                                                              | Load-current regulation                                                     | $2_5 V = 0$                                                                                                                     | 3 V                               |      |      | ±1                         |      |
| 'L(VREF)+                                                      | VREF+ terminal                                                              | IV(REF)+ = 500 μA ± 100 μA<br>Analog i/p voltage ~1.25 V;<br>2_5 V = 1                                                          | 3 V                               |      |      | ±1                         | LSB  |
|                                                                | Load current regulation                                                     | $I_{V(REF)}$ + =100 $\mu$ A $\rightarrow$ 900 $\mu$ A,                                                                          | C <sub>VREF+</sub> =0 pF          |      |      | 600                        |      |
| IDL(VREF)+                                                     | V <sub>REF+</sub> terminal                                                  | VCC=3 V, ax ~0.5 x VREF+<br>Error of conversion result $\leq$ 1 LSB                                                             | C <sub>VREF+</sub> =5 μF          |      |      | 20                         | ns   |
| VeREF+                                                         | Positive external<br>reference voltage input                                | V <sub>eREF+</sub> > V <sub>eREF</sub> /V <sub>eREF</sub> (see Note 30)                                                         |                                   | 1.4  |      | VAVCC                      | V    |
| V <sub>REF-</sub> /V <sub>eREF-</sub>                          | Negative external<br>reference voltage input                                | V <sub>eREF+</sub> > V <sub>eREF</sub> _/V <sub>eREF</sub> _ (see No                                                            | te 31)                            | 0    |      | V <sub>AVCC</sub><br>- 1.4 | V    |
| (V <sub>eREF+</sub><br>V <sub>REF-</sub> /V <sub>eREF-</sub> ) | Differential external reference voltage input                               | VeREF+ > VeREF_/VeREF_ (see No                                                                                                  | te 32)                            | 1.4  |      | VAVCC                      | V    |
| V(P6.x/Ax)                                                     | Analog input voltage<br>range (see Note 33)                                 | All P6.0/A0 to P6.7/A7 terminals. Ana selected in ADC12MCTLx register an $0 \le x \le 7$ ; V(AVSS) $\le$ VP6.x/Ax $\le$ V(AVSS) | log inputs<br>d P6Sel.x=1<br>/CC) | 0    |      | VAVCC                      | V    |
|                                                                | Operating supply current                                                    | fadc12cl к = 5.0 MHz                                                                                                            | 2.2 V                             |      | 0.65 | 1.3                        |      |
| IADC12                                                         | (see Note 34)                                                               | ADC12ON = 1, REFON = 0                                                                                                          | 3 V                               |      | 0.8  | 1.6                        | mA   |
| IREF+                                                          | Operating supply current<br>into AV <sub>CC</sub> terminal<br>(see Note 35) | fADC12CLK = 5.0 MHz<br>ADC12ON = 0,<br>REFON = 1, 2_5V = 1                                                                      | 3 V                               |      | 0.5  | 0.8                        | mA   |
|                                                                | Operating supply current                                                    | fADC12CLK = 5.0 MHz                                                                                                             | 2.2 V                             |      | 0.5  | 0.8                        | ~ ^  |
| I'REF+                                                         | (see Note 35)                                                               | ADG12ON = 0,<br>REFON = 1 2 5V = 0                                                                                              | 3 V                               |      | 0.5  | 0.8                        | mA   |

#### 12-bit ADC, power supply and input range conditions (see Note 29)

NOTES: 29. The leakage current is defined in the leakage current table with P6.x/Ax parameter.

30. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

31. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

32. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

33. The analog input voltage range must be within the selected reference voltage range  $V_{R+}$  to  $V_{R-}$  for valid conversion results.

34. The internal reference supply current is not included in current consumption parameter I<sub>ADC12</sub>.

35. The internal reference current is supplied via terminal AV<sub>CC</sub>. Consumption is independent of the ADC12ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

#### 12-bit ADC, built-in reference (see Note 39)

| PA                 | RAMETER                                               | TEST CONDITIONS                                                                            |           | MIN | NOM | MAX  | UNIT   |
|--------------------|-------------------------------------------------------|--------------------------------------------------------------------------------------------|-----------|-----|-----|------|--------|
| IVeREF+            | Static input current (see<br>Note 36)                 | 0V ≤VeREF+ ≤ VAVCC                                                                         | 2.2 V/3 V |     |     | ±1   | μΑ     |
| IVREF-/VeREF-      | Static input current (see<br>Note 36)                 | $0V \le V_{eREF-} \le V_{AVCC}$                                                            | 2.2 V/3 V |     |     | ±1   | μA     |
| C <sub>VREF+</sub> | Capacitance at pin<br>V <sub>REF+</sub> (see Note 37) | REFON =1,<br>0 mA ≤ I <sub>VREF+</sub> ≤ I <sub>V(REF)+(max)</sub>                         | 2.2 V/3 V |     |     | 200  | pF     |
| Ci                 | Input capacitance (see<br>Note 38)                    | REFON =1,<br>0 mA $\leq$ IV(REF)+ $\leq$ IV(REF)+(max)                                     | 2.2 V/3 V | 5   |     |      | μF     |
| zi                 | Input MUX ON                                          | Only one terminal can be selected at one time, P6.x/Ax                                     | 2.2 V     |     | 18  | 30   | Ω      |
|                    | Tesistance(see Note 50)                               | $0V \le V_{AX} \le V_{AVCC}$                                                               | 3 V       |     |     | 2000 |        |
| T <sub>REF+</sub>  | Temperature coefficient of built-in reference         | $I_{V(REF)}$ + is a constant in the range of 0 mA $\leq$ I <sub>V(REF)</sub> + $\leq$ 1 mA | 2.2 V/3 V | 20  |     | 1000 | ppm/°C |

NOTES: 36. The external reference is used during conversion to charge and discharge the capacitance array. The dynamic impedance should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.

37. The internal buffer operational amplifier and the accuracy specifications require an external capacitor. The external capacitance has two limits: the first is a capacitance of 0 to the maximum data (pF-range), and the second is an external capacitor of greater than the minimum data (μF-range). The output amplifier operates in the safe area in both ranges.

38. The input capacitance is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.

The voltage source on V<sub>eREF+</sub> and V<sub>REF-</sub>/V<sub>eREF-</sub>) needs to have low dynamic impedance for 12-bit accuracy. A minimum of 470 nF of the reference supply allows the charge to settle for the 12-bit accuracy.



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

| I                    | PARAMETER                         | TEST CONDITIONS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |        | MIN                                       | NOM | MAX | UNIT |
|----------------------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-------------------------------------------|-----|-----|------|
| torran               | Settle time of internal           | $I_V(REF)_+ = 0.5 \text{ mA}, C_V(REF)_+ = 10 \mu\text{F}, V_{REF_+} = 1.5 \text{V}, V_{AVCC} = 2.2 \text{V}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |        |                                           |     | 17  | ms   |
|                      | Figure 11 and Note 40)            | $V(REF)$ = 0.5 mA, 0 ≤ $C_{V(REF)}$ + ≤200pF, $V_{REF}$ = 1.5 V, $V_{AVCC}$ = 2.2 V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |        |                                           |     | 20  | μs   |
|                      | Conversion time (see<br>Figure 12 | $\begin{array}{l} AV_{CC(min)} \leq V_{AVCC} \leq AV_{CC(max)}, \\ C_{VREF+} \geq 5 \ \mu\text{F}, \ \text{Internal oscillator}, \\ f_{OSC} = 4 \ \text{MHz} \ \text{to} \ 6 \ \text{MHz} \end{array}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |        | 2.17                                      |     | 3.6 | μs   |
| CONVERT              | Conversion time                   | $\begin{array}{l} A_{VCC(min)} \leq V_{AVCC} \leq A_{VCC(max),} \\ \text{External } f_{ADC12(CLK)} \text{ from ACLK or MCLK} \\ \text{SMCLK: ADC12SSEL} \neq 0 \end{array}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        | 13×ADC12DIV×<br><sup>1/f</sup> ADC12(CLK) |     | μs  |      |
| <sup>t</sup> ADC12ON | Settle time of the ADC            | $A_{VCC(min)} \le V_{AVCC} \le A_{VCC(max)}$ (see No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | te 41) |                                           |     | 100 | ns   |
| to                   | Sampling time                     | $V_{AVCC}(min) \le V_{AVCC} \le V_{AVCC}(max)$<br>B:(asymptotic and a second s | 3 V    | 1220                                      |     |     | ne   |
| Sample               |                                   | $\tau = [R_{i}(source) = 400 \Omega_{i} Z_{i} = 1000 \Omega_{i} C_{i} = 30 \text{ pF}$<br>$\tau = [R_{i}(source) x + Z_{i}] x C_{i}(see Note 42)$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |        | 1400                                      |     |     | 115  |

#### 12-bit ADC, timing parameters

NOTES: 40. The condition is that the error in a conversion started after t<sub>REF(ON)</sub> is less than ±0.5 LSB. The settling time depends on the external capacitive load. The feedback of the binary-weighted capacitor array to the reference voltage requires a *large* external capacitor. Small external capacitors need greater conversion time (decreased f<sub>ADC12CLK</sub>).

41. The condition is that the error in a conversion started after tADC12ON is less than ±0.5 LSB. The reference used is already settled.

42. Ten Tau ( $\tau$ ) are needed to get an error of less than ±0.5 LSB. t<sub>Sample</sub> = 10 x (Ri + Zi) + 800 ns



Figure 11. Maximum Settling Time of Internal Reference tREF(ON) vs External Capacitor on VREF+



SLAS272A - JULY 2000 - REVISED JULY 2000





Figure 12. Maximum Frequency fADC12(CLK) vs External Capacitor on VREF+

|    | PARAMETER                       | TEST CONDITIONS                                                                                                                           |           | MIN | NOM  | MAX | UNIT |
|----|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|-----------|-----|------|-----|------|
| El | Integral linearity error        | (V <sub>eREF+</sub> -V <sub>REF</sub> -/V <sub>eREF</sub> -) <sub>min</sub> ≤(V <sub>eREF+</sub> -V <sub>REF</sub> -/V <sub>eREF</sub> -) | 2.2 V/3 V |     | ±1   | TBD | LSB  |
| ED | Differential linearity<br>error | (V <sub>eREF+</sub> −V <sub>REF</sub> _/V <sub>eREF</sub> _) <sub>min</sub> ≤(V <sub>eREF+</sub> −V <sub>REF</sub> _/V <sub>eREF</sub> _) | 2.2 V/3 V |     | ±1   | TBD | LSB  |
| EO | Offset error                    | (VeREF+-VREF_/VeREF_)min $\leq$ (VeREF+-VREF_/VeREF_), Internal impedance of source R <sub>i</sub> < 100 $\Omega$                         | 2.2 V/3 V |     | ±2   | TBD | LSB  |
| EG | Gain error                      | (V <sub>eREF+</sub> -V <sub>REF</sub> -/V <sub>eREF</sub> -) <sub>min</sub> ≤(V <sub>eREF+</sub> -V <sub>REF</sub> -/V <sub>eREF</sub> -) | 2.2 V/3 V |     | ±1.1 | TBD | LSB  |
| ET | Total unadjusted error          | (VeREF+−VREF_/VeREF_)min≤(VeREF+−VREF_/VeREF_)                                                                                            | 2.2 V/3 V |     | ±2   | TBD | LSB  |

# 12-bit ADC, linearity parameters



SLAS272A - JULY 2000 - REVISED JULY 2000

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

|              | PARAMETER                               | TEST CONDITIONS                              |       | MIN | NOM  | MAX       | UNIT  |  |
|--------------|-----------------------------------------|----------------------------------------------|-------|-----|------|-----------|-------|--|
|              | Operating supply current into           | VREFON = 0, INCH = 0Ah,                      | 2.2 V |     | 135  | TBD       |       |  |
| SENSOR       | AV <sub>CC</sub> terminal (see Note 43) | ADC12ON=NA., $T_A = 25^{\circ}C$             | 3 V   |     | 135  | TBD       | μΑ    |  |
| Varuaan      |                                         | ADC12ON = 1 INCH = 0Ab T. = 0°C              | 2.2 V |     | 986  | 986±5%    | m\/   |  |
| V SENSOR     |                                         | $ADC12ON = 1, INCIT = 0AII, T_A = 0C$        | 3 V   |     | 986  | 986±5%    |       |  |
| TCOENCOE     |                                         | ADC12ON = 1 INCH = 0Ab                       | 2.2 V |     | 3.55 | 3.55±3%   | mV/°C |  |
| I SENSOR     |                                         | ADC12ON = 1, INCH = 0AH                      | 3 V   |     | 3.55 | 3.55±3%   |       |  |
| torugop (ou) | On-time if channel 10 is selected       | ADC12ON = 1, INCH = 0Ah,                     | 2.2 V |     |      | 25        | μs    |  |
| SENSOR(ON)   | (see Note 44)                           | Error of conversion result $\leq$ 1 LSB      | 3 V   |     |      | 21        |       |  |
| haup         | Current into divider at channel 11      | ADC12ON = 1, INCH = 0Bh, (see                | 2.2 V |     |      | NA        | μA    |  |
| VMID         |                                         | Note 45)                                     | 3 V   |     |      | NA        |       |  |
| Vium         | Alles divider at chapped 11             | ADC12ON = 1, INCH = 0Bh,                     | 2.2 V |     | 0.9  | 0.90±0.04 | V     |  |
| ™ID          |                                         | V <sub>MID</sub> is ~0.5 x V <sub>AVCC</sub> | 3 V   |     | 1.5  | 1.50±0.04 |       |  |
| 10110 (100)  | On-time if channel 11 is selected       | ADC12ON = 1, INCH = 0Bh,                     | 2.2 V |     |      | NA        |       |  |
| ton(vmid)    | (see Note 46)                           | Error of conversion result $\leq$ 1 LSB      | 3 V   |     |      | NA        | 115   |  |

#### 12-bit ADC, temperature sensor and built-in Vmid

NOTES: 43. The sensor current ISENSOR is consumed if (ADC12ON = 1 and VREFON=1), or (ADC12ON=1 AND INCH=0Ah and sample signal is high).

44. The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time needed is the sensor-on time tSENSOR(ON)

45. No additional current is needed. The V<sub>MID</sub> is anyway used during conversion.

46. The on-time tON(VMID) is identical to sampling time tSample; no additional on time is needed.

#### JTAG, program memory and fuse

| PAR                     | AMETER          | TEST CONDITIONS                                   | V <sub>CC</sub> | MIN             | NOM             | MAX | UNIT   |
|-------------------------|-----------------|---------------------------------------------------|-----------------|-----------------|-----------------|-----|--------|
|                         |                 | TCK fraguency                                     | 2.2 V           | DC              |                 | 5   |        |
| <sup>†</sup> (TCK)      | JTAG/Test       | TCK frequency                                     | 3 V             | DC              |                 | 10  | IVITIZ |
|                         |                 | Pullup resistors on TMS, TCK, TDI (see Note 47)   | 2.2 V/ 3V       | 25              | 60              | 90  | kΩ     |
| V <sub>FB</sub>         |                 | Fuse-blow voltage, F versions (see Note 49)       | 2.2 V/3 V       | 6.0             |                 | 7.0 | V      |
| 1                       | (see Note 48)   | Supply current on TDI with fuse blown             |                 |                 |                 | 100 | mA     |
| 'FВ                     |                 | Time to blow the fuse                             |                 |                 |                 | 1   | ms     |
| I(DD-PGM)               | F-versions only | Current from $DV_{CC}$ when programming is active | 2.7 V/3.6 V     |                 | 3               | 5   | mA     |
| I(DD-Erase)             | F-versions only | Programming time, single pulse                    | 2.7 V/3.6 V     |                 | 3               | 5   | mA     |
| **                      | E vorsions only | Write/erase cycles                                |                 | 10 <sup>4</sup> | 10 <sup>5</sup> |     | cycles |
| <sup>(</sup> retention) | r-versions only | Data retention $T_J = 25^{\circ}C$                |                 | 100             |                 |     | years  |

NOTES: 47. TMS, TDI, and TCK pull-up resistors are implemented in all F versions.

48. Once the fuse is blown, no further access to the MSP430 JTAG/test feature is possible. The JTAG block is switched to bypass mode.

49. The supply voltage to blow the fuse is applied to the TDI pin.

50. f(TCK) may be restricted to meet the timing requirements of the module selected. Duration of the program/erase cycle is determined by f(FTG) applied to the flash timing controller. It can be calculated as follows:

 $\begin{array}{l}t(\text{word write}) = 33 \times 1/f(\text{FTG})\\t(\text{segment write, byte 0}) = 30 \times 1/f(\text{FTG})\\t(\text{segment write, byte 1} - 63) = 20 \times 1/f(\text{FTG})\\t(\text{mass erase}) = 5296 \times 1/f(\text{FTG})\\t(\text{page erase}) = 4817 \times 1/f(\text{FTG})\end{array}$ 



SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic

# port P1, P1.0 to P1.7, input/output with Schmitt-trigger



| PnSel.x | PnDIR.x | Dir. CONTROL<br>FROM MODULE | PnOUT.x | MODULE X OUT             | PnIN.x | MODULE X IN        | PnIE.x | PnIFG.x | PnIES.x |
|---------|---------|-----------------------------|---------|--------------------------|--------|--------------------|--------|---------|---------|
| P1Sel.0 | P1DIR.0 | P1DIR.0                     | P1OUT.0 | DVSS                     | P1IN.0 | TACLK <sup>†</sup> | P1IE.0 | P1IFG.0 | P1IES.0 |
| P1Sel.1 | P1DIR.1 | P1DIR.1                     | P1OUT.1 | Out0 signal <sup>†</sup> | P1IN.1 | CCI0A <sup>†</sup> | P1IE.1 | P1IFG.1 | P1IES.1 |
| P1Sel.2 | P1DIR.2 | P1DIR.2                     | P1OUT.2 | Out1 signal <sup>†</sup> | P1IN.2 | CCI1A <sup>†</sup> | P1IE.2 | P1IFG.2 | P1IES.2 |
| P1Sel.3 | P1DIR.3 | P1DIR.3                     | P1OUT.3 | Out2 signal <sup>†</sup> | P1IN.3 | CCI2A <sup>†</sup> | P1IE.3 | P1IFG.3 | P1IES.3 |
| P1Sel.4 | P1DIR.4 | P1DIR.4                     | P1OUT.4 | SMCLK                    | P1IN.4 | unused             | P1IE.4 | P1IFG.4 | P1IES.4 |
| P1Sel.5 | P1DIR.5 | P1DIR.5                     | P1OUT.5 | Out0 signal <sup>†</sup> | P1IN.5 | unused             | P1IE.5 | P1IFG.5 | P1IES.5 |
| P1Sel.6 | P1DIR.6 | P1DIR.6                     | P1OUT.6 | Out1 signal <sup>†</sup> | P1IN.6 | unused             | P1IE.6 | P1IFG.6 | P1IES.6 |
| P1Sel.7 | P1DIR.7 | P1DIR.7                     | P1OUT.7 | Out2 signal <sup>†</sup> | P1IN.7 | unused             | P1IE.7 | P1IFG.7 | P1IES.7 |

<sup>†</sup>Signal from or to Timer\_A



SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)



#### port P2, P2.0 to P2.2, P2.6, and P2.7 input/output with Schmitt-trigger

x: Bit Identifier 0 to 2, 6, and 7 for Port P2

| PnSel.x | PnDIR.x | Dir. CONTROL<br>FROM MODULE | PnOUT.x | MODULE X OUT       | PnIN.x | MODULE X IN        | PnIE.x | PnIFG.x | PnIES.x |
|---------|---------|-----------------------------|---------|--------------------|--------|--------------------|--------|---------|---------|
| P2Sel.0 | P2DIR.0 | P2DIR.0                     | P2OUT.0 | ACLK               | P2IN.0 | unused             | P2IE.0 | P2IFG.0 | P2IES.0 |
| P2Sel.1 | P2DIR.1 | P2DIR.1                     | P2OUT.1 | DVSS               | P2IN.1 | INCLK‡             | P2IE.1 | P2IFG.1 | P2IES.1 |
| P2Sel.2 | P2DIR.2 | P2DIR.2                     | P2OUT.2 | CAOUT <sup>†</sup> | P2IN.2 | CCI0B <sup>‡</sup> | P2IE.2 | P2IFG.2 | P2IES.2 |
| P2Sel.6 | P2DIR.6 | P2DIR.6                     | P2OUT.6 | ADC12CLK¶          | P2IN.6 | unused             | P2IE.6 | P2IFG.6 | P2IES.6 |
| P2Sel.7 | P2DIR.7 | P2DIR.7                     | P2OUT.7 | Out0 signal§       | P2IN.7 | unused             | P2IE.7 | P2IFG.7 | P2IES.7 |

<sup>†</sup> Signal from Comparator\_A

<sup>‡</sup>Signal to Timer\_A

§ Signal from Timer\_A

ADC12CLK signal is output of the 12-bit ADC module



SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)

### port P2, P2.3 to P2.4, input/output with Schmitt-trigger



| Signal | from   | Timer   | Δ |
|--------|--------|---------|---|
| Jighai | 110111 | THILET_ |   |

P2DIR.3

P2DIR.4

P2DIR.3

P2DIR.4

P2OUT.3

P2OUT.4

P2Sel.3

P2Sel.4



Out1 signal<sup>†</sup>

Out2 signal<sup>†</sup>

P2IN.3

P2IN.4

P2IE.3

P2IE.4

unused

unused

P2IFG.3

P2IFG.4

P2IES.3

P2IES.4

SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)



# port P2, P2.5, input/output with Schmitt-trigger and Rosc function for the basic clock module



SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)

### port P3, P3.0 and P3.4 to P3.7, input/output with Schmitt-trigger



x: Bit Identifier, 0 and 4 to 7 for Port P3

| PnSel.x | PnDIR.x | DIRECTION<br>CONTROL<br>FROM MODULE | PnOUT.x | MODULE X OUT       | PnIN.x | MODULE X IN |
|---------|---------|-------------------------------------|---------|--------------------|--------|-------------|
| P3Sel.0 | P3DIR.0 | DVSS                                | P3OUT.0 | DVSS               | P3IN.0 | STE0        |
| P3Sel.4 | P3DIR.4 | DVSS                                | P3OUT.4 | UTXD0 <sup>†</sup> | P3IN.4 | Unused      |
| P3Sel.5 | P3DIR.5 | DVCC                                | P3OUT.5 | DVSS               | P3IN.5 | URXD0§      |
| P3Sel.6 | P3DIR.6 | DV <sub>SS</sub>                    | P3OUT.6 | UTXD1 <sup>‡</sup> | P3IN.6 | Unused      |
| P3Sel.7 | P3DIR.7 | DVCC                                | P3OUT.7 | DVSS               | P3IN.7 | URXD1¶      |

<sup>†</sup>Output from USART0 module

<sup>‡</sup>Output from USART1 module

§ Input to USART0 module

Input to USART1 module

#### port P3, P3.1, input/output with Schmitt-trigger





SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)

port P3, P3.2, input/output with Schmitt-trigger







NOTE: UART mode: The UART clock can only be an input. If UART mode and UART function are selected, the P3.3/UCLK0 is alway an input.

SPI, slave mode: SPI, master mode: The clock applied to UCLK0 is used to shift data in and out. The clock to shift data in and out is supplied to connected devices on pin P3.3/UCLK0 (in slave mode).



SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)

# port P4, P4.0 to P4.6, input/output with Schmitt-trigger



x: bit identifier, 0 to 6 for Port P4

| PnSel.x | PnDIR.x | DIRECTION<br>CONTROL<br>FROM MODULE | PnOUT.x | MODULE X OUT             | PnIN.x | MODULE X IN    |
|---------|---------|-------------------------------------|---------|--------------------------|--------|----------------|
| P4Sel.0 | P4DIR.0 | P4DIR.0                             | P4OUT.0 | Out0 signal <sup>†</sup> | P4IN.0 | CCI0A / CCI0B‡ |
| P4Sel.1 | P4DIR.1 | P4DIR.1                             | P4OUT.1 | Out1 signal <sup>†</sup> | P4IN.1 | CCI1A / CCI1B‡ |
| P4Sel.2 | P4DIR.2 | P4DIR.2                             | P4OUT.2 | Out2 signal <sup>†</sup> | P4IN.2 | CCI2A / CCI2B‡ |
| P4Sel.3 | P4DIR.3 | P4DIR.3                             | P4OUT.3 | Out3 signal <sup>†</sup> | P4IN.3 | CCI3A / CCI3B‡ |
| P4Sel.4 | P4DIR.4 | P4DIR.4                             | P4OUT.4 | Out4 signal <sup>†</sup> | P4IN.4 | CCI4A / CCI4B‡ |
| P4Sel.5 | P4DIR.5 | P4DIR.5                             | P4OUT.5 | Out5 signal <sup>†</sup> | P4IN.5 | CCI5A / CCI5B‡ |
| P4Sel.6 | P4DIR.6 | P4DIR.6                             | P4OUT.6 | Out6 signal <sup>†</sup> | P4IN.6 | CCI6A / CCI6B‡ |

<sup>†</sup> Signal from Timer\_B

<sup>‡</sup>Signal to Timer\_B



SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)

port P4, P4.7, input/output with Schmitt-trigger



#### port P5, P5.0 and P5.4 to P5.7, input/output with Schmitt-trigger



x: Bit Identifier, 0 and 4 to 7 for Port P5

| 1 |         |         |                             |         |              |        |             |        |         |         |
|---|---------|---------|-----------------------------|---------|--------------|--------|-------------|--------|---------|---------|
|   | PnSel.x | PnDIR.x | Dir. CONTROL<br>FROM MODULE | PnOUT.x | MODULE X OUT | PnIN.x | MODULE X IN | PnIE.x | PnIFG.x | PnIES.x |
|   | P5Sel.0 | P5DIR.0 | DVSS                        | P5OUT.0 | DVSS         | P5IN.0 | STE.1       | P5IE.0 | P5IFG.0 | P5IES.0 |
|   | P5Sel.4 | P5DIR.4 | DVCC                        | P5OUT.4 | MCLK         | P5IN.4 | unused      | P5IE.4 | P5IFG.4 | P5IES.4 |
|   | P5Sel.5 | P5DIR.5 | DVCC                        | P5OUT.5 | SMCLK        | P5IN.5 | unused      | P5IE.5 | P5IFG.5 | P5IES.5 |
|   | P5Sel.6 | P5DIR.6 | DVCC                        | P5OUT.6 | ACLK         | P5IN.6 | unused      | P5IE.6 | P5IFG.6 | P5IES.6 |
|   | P5Sel.7 | P5DIR.7 | DVSS                        | P5OUT.7 | DVSS         | P5IN.7 | TBoutHiZ    | P5IE.7 | P5IFG.7 | P5IES.7 |

NOTE: TBoutHiZ signal is used by port module P4, pins P4.0 to P4.6. The function of TboutHiZ is mainly useful when used with Timer\_B7.



SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)

# port P5, P5.1, input/output with Schmitt-trigger



port P5, P5.2, input/output with Schmitt-trigger





SLAS272A - JULY 2000 - REVISED JULY 2000

### input/output schematic (continued)

port P5, P5.3, input/output with Schmitt-trigger



SPI, slave mode:

The clock applied to UCLK1 is used to shift data in and out.

SPI, master mode: The clock to shift data in and out is supplied to connected devices on pin P5.3/UCLK1 (in slave mode).



SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)

#### port P6, P6.0 to P6.7, input/output with Schmitt-trigger



#### x: Bit Identifier, 0 to 7 for Port P6

NOTE: Analog signals applied to digital gates can cause current flow from the positive to the negative terminal. The throughput current flows if the analog signal is in the range of transitions  $0 \rightarrow 1$  or  $1 \leftarrow 0$ . The value of the throughput current depends on the driving capability of the gate. For MSP430, it is approximately 100  $\mu$ A.

Use P6SEL.x=1 to prevent throughput current. P6SEL.x should be set, even if the signal at the pin is not being used by the ADC12.

| PnSel.x | PnDIR.x | DIR. CONTROL<br>FROM MODULE | PnOUT.x | MODULE X OUT     | PnIN.x | MODULE X IN |
|---------|---------|-----------------------------|---------|------------------|--------|-------------|
| P6Sel.0 | P6DIR.0 | P6DIR.0                     | P6OUT.0 | DVSS             | P6IN.0 | unused      |
| P6Sel.1 | P6DIR.1 | P6DIR.1                     | P6OUT.1 | DVSS             | P6IN.1 | unused      |
| P6Sel.2 | P6DIR.2 | P6DIR.2                     | P6OUT.2 | DVSS             | P6IN.2 | unused      |
| P6Sel.3 | P6DIR.3 | P6DIR.3                     | P6OUT.3 | DVSS             | P6IN.3 | unused      |
| P6Sel.4 | P6DIR.4 | P6DIR.4                     | P6OUT.4 | DVSS             | P6IN.4 | unused      |
| P6Sel.5 | P6DIR.5 | P6DIR.5                     | P6OUT.5 | DVSS             | P6IN.5 | unused      |
| P6Sel.6 | P6DIR.6 | P6DIR.6                     | P6OUT.6 | DV <sub>SS</sub> | P6IN.6 | unused      |
| P6Sel.7 | P6DIR.7 | P6DIR.7                     | P6OUT.7 | DVSS             | P6IN.7 | unused      |

NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.



SLAS272A - JULY 2000 - REVISED JULY 2000

# input/output schematic (continued)



JTAG pins TMS, TCK, TDI, TDO/TDI, input/output with Schmitt-trigger

During Programming Activity and During Blowing of the Fuse, Pin TDO/TDI Is Used to Apply the Test Input Data for JTAG Circuitry



SLAS272A - JULY 2000 - REVISED JULY 2000

PM (S-PQFP-G64)

**MECHANICAL DATA** 

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

D. May also be thermally enhanced plastic with leads connected to the die pads.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated