

TMS320LF2407

Evaluation Module

*Technical
Reference*

1.0 Overview of the TMS320LF2407 EVM

The TMS320LF2407 evaluation module(EVM) is a stand-alone card that lets evaluators examine certain characteristics of the LF2407 digital signal processor(DSP) to determine if this DSP meets their application requirements. Furthermore, the module is an excellent platform to develop and run software on the LF2407 family of processors.

The LF2407 EVM is shipped with a TMS320LF2407 DSP. The EVM allows full speed verification of LF2407 code. With 544 words of onchip data memory, 128K words of onboard memory, onchip flash rom, on chip UART, and an MP7680 Digital to Analog Converter, the board can solve a variety of problems as shipped. Four expansion connectors are provided to interface to any necessary evaluation circuitry not provided on the as shipped configuration.

To simplify code develop and shorten debugging time a number of user interfaces are available.

1.1 Key Features of the TMS320LF2407 EVM


The LF2407 EVM has the following features:

- LF2407 operating at 30 MIPS with 128K words of zero wait state memory
- 16 channels of 10 bit onchip Analog to Digital Conversion with auto sequencer
- Dual event managers multiple PWM and capture channels on chip
- DAC7625 Four(4) Channel Digital to Analog converter
- On chip UART with RS232 Drivers
- 32K words of on chip Flash ROM
- CAN Interface with drivers
- User Switches and LEDs
- 4 Expansion Connectors (data, address, I/O, and control)
- On board IEEE 1149.1 JTAG Connection for Optional Emulation
- 5 volt power input, (onboard 3.3 volt regulators)

1.2 Functional Overview of the TMS320LF2407 EVM

Figure 1-1 shows a block diagram of the basic configuration for the LF2407 EVM. The major interfaces of the EVM include the target ram, analog interface, CAN interface, serial boot rom, user leds and switches, RS232 interface, SPI data logging interface, and expansion interface.

The LF2407 interfaces to 128K Words of zero wait-state static memory. An external I/O interface supports 65,000 parallel I/O ports. An onchip CAN and RS232 serial port are available on the expansion connector.



Chapter 2

Operation of the TMS320LF2407 Evaluation Module

This chapter describes the operation of the TMS320LF2407 Evaluation Module along with the key interfaces and an outline of the circuit board.

| Topic | Page |
|--|------|
| 2.0 The TMS320LF2407 EVM Operation | 2-3 |
| 2.1 The TMS320LF2407 EVM Board | 2-3 |
| 2.1.1 Power Connector | 2-4 |
| 2.2 TMS320LF2407 Memory Interface | 2-4 |
| 2.2.1 Program Memory | 2-6 |
| 2.2.2 Data Memory | 2-7 |
| 2.2.3 I/O Space | 2-8 |
| 2.3 User Switches and LEDs | 2-8 |
| 2.4 Oscillator Selection | 2-8 |
| 2.5 Digital to Analog Conversion | 2-9 |
| 2.6 Expansion Bus | 2-9 |
| 2.6.1 TMS320LF2407 EVM Expansion Connector | 2-9 |
| 2.6.1.1 Expansion I/O Connector | 2-10 |
| 2.6.1.2 Expansion Analog Connector | 2-11 |
| 2.6.1.3 Expansion Address and Data Connector | 2-12 |
| 2.6.1.4 Expansion Control Connector | 2-13 |
| 2.7 JTAG Interface | 2-14 |
| 2.8 Logging Interface | 2-14 |
| 2.9 On-chip Asynchronous Serial Port | 2-15 |
| 2.10 CAN Interface | 2-16 |
| 2.10.1 CAN Mating Plugs | 2-16 |

| Topic | Page |
|---|------|
| 2.11 EVM320LF2407 Jumpers | 2-17 |
| 2.11.1 Jumper JP1, Enable/Disable CAN Terminator | 2-18 |
| 2.11.2 Jumper JP2, CAN Input Select | 2-19 |
| 2.11.3 Jumper JP3, Serial ROM Write Protect Select | 2-19 |
| 2.11.4 Jumper JP4, SPI Port Routing Select | 2-19 |
| 2.11.5 Jumper JP5, Enable/Disable Flash Programming | 2-20 |
| 2.11.6 Jumper JP6, MP/MC - Enable/Disable Internal FLASH ROM | 2-20 |
| 2.11.7 Jumper JP7, Analog Power Supply Select | 2-20 |
| 2.11.8 Jumper JP8, VREFHI Select | 2-21 |
| 2.11.9 Jumper JP9, VREFLO Select | 2-21 |
| 2.11.10 Jumper JP10, Enable/Disable Host Reset via DTR- | 2-21 |
| 2.11.11 Jumper JP11, Enable/Disable RTS to BIO-/IOPC1 | 2-22 |
| 2.11.12 Jumper JP12, Enable/Disable RXD to SCIRXD/IOPA1 | 2-22 |
| 2.11.13 Jumper JP13, Oscillator Source Select | 2-23 |
| 2.11.14 Jumper JP14, DTS/RTS Select | 2-23 |
| 2.11.15 Jumper JP15, SPI/SCI Bootloader Select | 2-23 |
| 2.11.16 Jumper JP16, Booten Select | 2-24 |
| 2.12 Status LEDs | 2-24 |
| 2.13 User Programmable LEDs | 2-24 |
| 2.14 Resets | 2-25 |
| 2.15 Reset Switch | 2-25 |
| 2.16 User Readable Switches | 2-25 |
| 2.17 ON/OFF Switch | 2-25 |
| 2.18 Test Points | 2-26 |

2.1.1 Power Connector

The LF2407 is powered by a 5 volt only power supply which is available with the module. An on board low drop out 3.3 volt regulator provides the 3.3 volt power. The board requires 750 milliamps at 5 volts. The power is supplied via 2 millimeter jack J1. If expansion boards are connected to the module a higher amperage power supply may be necessary.


2.2 TMS320LF2407 Memory Interface

The EVM includes 64k Words of zero wait-state program ram memory and 64k words of zero wait-state data ram memory, providing a total of 128k words of off chip static ram.

It is important to remember that internal memory has a higher precedence than the external memory. For more information on the memory in the device populated in your EVM card please refer to Texas Instruments TMS320LF2407 Users Guide. Furthermore, it is important to take into account that external memory is affected by wait-states. Wait state generation for off-chip memory space (data, program, or I/O) is done with the Wait State Generation Register(WSGR). To obtain zero waitstate off-chip memory bits in the WSGR must be appropriately programmed. The board powers up with 7 wait-states. The EVM board does not generate wait states via the ready signal for external program and data memory accesses.

External memory decode is done via U17 a GAL16V8. The generic array device selects the RAM, or on board peripherals. The equations for the GAL are included in Appendix A. The figure below shows a zero wait state program space memory read followed by a data space memory write.

Figure 2-2 below shows the memory timing on the EVM320LF2407.



2.2.1 Program Memory

There are two configurations for program memory. The selection of these configurations is done by the position of jumper, JP6. If JP6 is in the 2-3 position then the DSP is in microcomputer mode and the internal flash memory is enabled from 0x0000 to 0x7fff. If JP6 is in position 1-2 then the internal FLASH/ROM is disabled and the entire program address range is available to external memory.

Shown below are the two program memory configurations:

| Program Space MP/MC- = 1, JP6(1-2) Microprocessor Mode | | Program Space MP/MC- = 0, JP6(2-3) Microcomputer Mode | |
|--|---|---|---|
| | | Hex | |
| 0000 | Interrupts | 0000 | Interrupts |
| 003F | External RAM | 003F | (On-chip) Flash |
| 0040 | External RAM | 0040 | On Chip Flash |
| 7FFF | | 7FFF | |
| 8000 | | 8000 | |
| 87FF | On-Chip SARAM PON=1, External PON=0 | 87FF | On-Chip SARAM PON=1, External PON=0 |
| 8800 | External RAM | 8800 | External RAM |
| FDFF | | FDFF | |
| FE00 | On-Chip DARAM B0 (CNF = 1) | FE00 | On-Chip DARAM B0 (CNF = 1) |
| FEFF | External RAM (CNF = 0) | FEFF | External RAM (CNF = 0) |
| FF00 | On-Chip DARAM B0' (CNF = 1) | FF00 | On-Chip DARAM B0' (CNF = 1) |
| FFFF | External RAM (CNF = 0) | FFFF | External RAM (CNF = 0) |

Figure 2-3, Program Memory Configurations

2.2.2 Data Memory

The data memory configuration is shown below. External RAM is enabled from 0x8000-0xffff.

| Hex | |
|------|---|
| 0000 | Memory-Mapped Register and Reserved |
| 005F | |
| 0060 | On-Chip |
| 007F | DARAM B2 |
| 0080 | |
| 01FF | Reserved |
| 0200 | On-Chip DARAM B0 (CNF = 0) |
| 02FF | Reserved (CNF = 1) |
| 0300 | On-Chip DARAM B1' (CNF = 0) |
| 03FF | Reserved (CNF = 1) |
| 0400 | |
| | Reserved |
| 07FF | |
| 0800 | SARAM DON=1 |
| 0FFF | External DON=0 |
| 1000 | |
| 6FFF | Illegal |
| 7000 | Peripheral Memory-Mapped Registers (System, ADC, SCI, SPI, I/O, Interrupts) |
| 73FF | |
| 7400 | Peripheral Memory-Mapped Registers (Event Manager A) |
| 743F | |
| 7440 | Reserved |
| 74FF | |
| 7500 | Event Manager B |
| 753F | |
| 7540 | Reserved |
| 77FF | |
| 7800 | Illegal |
| 7FFF | |
| 8000 | External RAM |
| FFFF | JP7 = 1-2 |

Figure 2-4, Data Memory Configuration

2.2.3 I/O Space

The I/O map for the TMS320LF2407 EVM is shown below:

| Hex | |
|--------------|-----------------------|
| 0000 0004 | D/A Converter |
| 0005 0007 | Reserved |
| 0008 | 4 Position DIP Switch |
| 0009 000B | Reserved |
| 000C | LEDs |
| 000D 7FFF | Reserved |
| 8000 FFFF | External |

Figure 2-5, I/O Space Configuration

2.3 User Switches and LEDs

The TMS320LF2407 EVM has 4 switches and 4 LEDs that are available for user applications. These devices are I/O mapped at locations 0x0008 and 0x000C respectively on data bits D0-D3. To access these devices the “IN” and “OUT” instructions are used. Refer to sections 2.13 and 2.16 for more detail on these two items.

2.4 Oscillator Selection

The TMS320LF2407 EVM is equipped with a 7.37 Megahertz oscillator. The core CPU receives CLKIN/2 (CPUCLK). After resets the PLL Clock Module defaults to CPUCLK/4 yielding approximately a 2 Mhz clkout. The PLL can be programmed to CPUCLK*4 which results in 30 Mhz output clock. The user should refer to the “PLL Clock Module” section in the TMS320LF2407 User's guide for more information.

2.5 Digital to Analog Converter

The TMS320LF2407 EVM provides four (4) 12-bit D/A channels. The output is from 0 to 3.3 volts DC. The converter is mapped into I/O address space 0x0000 to 0x0004. Locations 0x0000 through 0x0003 are used for the data holding registers for channels 1-4 respectively. I/O address 0x0004 is used to transfer values in the holding registers to the converters. For instance you can write to the 4 holding registers and transfer all 4 to the converters at the same time. Information about programming this converter can be found in Appendix C.

Table 1: DAC I/O Addresses

| I/O Address | Channel # |
|-------------|-----------|
| 0x0000 | 1 |
| 0x0001 | 2 |
| 0x0002 | 3 |
| 0x0003 | 4 |
| 0x0004 | Transfer |

2.6 Expansion Bus

The TMS320LF2407 EVM has an expansion bus which brings out all of the signals from the DSP. This expansion bus allows the user to design custom circuitry to be used with his application without having to design a CPU card. In addition this interface is used by Spectrum Digital for all of its add-on modules.

2.6.1 TMS320LF2407 EVM Expansion Connector

Expansion boards interface to the TMS320LF2407 EVM via an expansion bus. This expansion bus is divided into 4 double row header connectors. This section contains the signal definitions and pin numbers for each of the connectors.

2.6.1.1 Expansion I/O Connector

The definition of P1, which has the I/O signals is shown below.

Table 2: P1 I/O

| Pin # | Signal | Pin # | Signal |
|-------|-------------------|-------|-------------------|
| 1 | VCC, +5 Volts | 2 | VCC, +5 Volts |
| 3 | PWM1/IOPA6 | 4 | PWM2/IOPA7 |
| 5 | PWM3/IOPB0 | 6 | PWM4/IOPB1 |
| 7 | PWM5/IOPB2 | 8 | PWM6/IOPB3 |
| 9 | PWM7/IOPE1 | 10 | PWM8/IOPE2 |
| 11 | PWM9/IOPE3 | 12 | T1PWM/T1CMP/IOPB4 |
| 13 | T2PWM/T2CMP/IOPB5 | 14 | T3PWM/T3CMP/IOPF2 |
| 15 | * TDIRA/IOPB6 | 16 | * TCLKINA/IOPB7 |
| 17 | GND | 18 | GND |
| 19 | BOOTEN-/XF | 20 | * BIO/IOPC1 |
| 21 | * CAP1/QEP1/IOPA3 | 22 | * CAP2/QEP2/IOPA4 |
| 23 | * CAP3/IOPA5 | 24 | * CAP4/QEP3/IOPE7 |
| 25 | RESERVED | 26 | * PDPINTA- |
| 27 | SCITXD/IOPA0 | 28 | * SCIRXD/IOPA1 |
| 29 | * SPISIMO/IOPC2 | 30 | * SPISOMI/IOPC3 |
| 31 | * SPICLK/IOPC4 | 32 | * SPISTE/IOPC5 |
| 33 | GND | 34 | GND |

* Signal is interfaced through a quick switch to allow 5 volt tolerant inputs.

2.6.1.2 Expansion Analog Connector

The definition of P2, which has the analog signals is shown below.

Table 3: P2 Analog

| Pin # | Signal | Pin # | Signal |
|-------|------------------|-------|---------------------|
| 1 | VCCA, +5V Analog | 2 | VCCA, +5V Analog |
| 3 | TMS2/IOPD7 | 4 | * IOPF6 |
| 5 | ADCIN2 | 6 | ADCIN3 |
| 7 | ADCIN4 | 8 | ADCIN5 |
| 9 | ADCIN6 | 10 | ADCIN7 |
| 11 | ADCIN8 | 12 | ADCIN9 |
| 13 | ADCIN10 | 14 | ADCIN11 |
| 15 | ADCIN12 | 16 | ADCIN13 |
| 17 | AGND | 18 | AGND |
| 19 | ADCIN14 | 20 | ADCIN15 |
| 21 | VREFHI | 22 | VREFLO |
| 23 | ADCIN0 | 24 | ADCIN1 |
| 25 | DACOUT1 | 26 | DACOUT2 |
| 27 | DACOUT3 | 28 | DACOUT4 |
| 29 | RESERVED | 30 | RESERVED |
| 31 | RESERVED | 32 | XINT2-/ADCSOC/IOPD1 |
| 33 | AGND | 34 | AGND |

2.6.1.3 Expansion Address and Data Connector

The definition of P3, which has the address and data signals is shown below.

Table 4: P3 Address/Data

| Pin # | Signal | Pin # | Signal |
|-------|--------|-------|--------|
| 1 | A0 | 2 | A1 |
| 3 | A2 | 4 | A3 |
| 5 | A4 | 6 | A5 |
| 7 | A6 | 8 | A7 |
| 9 | A8 | 10 | A9 |
| 11 | A10 | 12 | A11 |
| 13 | A12 | 14 | A13 |
| 15 | A14 | 16 | A15 |
| 17 | GND | 18 | GND |
| 19 | D0 | 20 | D1 |
| 21 | D2 | 22 | D3 |
| 23 | D4 | 24 | D5 |
| 25 | D6 | 26 | D7 |
| 27 | D8 | 28 | D9 |
| 29 | D10 | 30 | D11 |
| 31 | D12 | 32 | D13 |
| 33 | D14 | 34 | D15 |

2.6.1.4 Expansion Control Connector

The definition of P4, which has the control signals is shown below.

Table 5: P4 Control

| Pin # | Signal | Pin # | Signal |
|-------|---------------------|-------|-------------------|
| 1 | VCC, +5 Volts | 2 | VCC, +5 Volts |
| 3 | DS- | 4 | PS- |
| 5 | IS- | 6 | WR-/IOPC0 |
| 7 | WE- | 8 | RD- |
| 9 | STRB- | 10 | R/W- |
| 11 | READY | 12 | PDPINTB- |
| 13 | RS- | 14 | TRGRESET- |
| 15 | * PWM10/IOPE4 | 16 | XINT1-/IOPA2 |
| 17 | GND | 18 | GND |
| 19 | XINT2-/ADCSOC/IOPD1 | 20 | CAP5/QEP4/IOPF0 |
| 21 | CAP6/IOPF1 | 22 | VISOE- |
| 23 | CANTX/IOPC6 | 24 | CANRX/IOPC7 |
| 25 | PWM10/IOPE4 | 26 | PWM11/IOPE5 |
| 27 | PWM12/IOPE6 | 28 | T4PWM/T4CMP/IOPF3 |
| 29 | TDIRB/IOPF4 | 30 | TCLKINB/IOPF5 |
| 31 | Expansion CLKIN | 32 | CLKOUT/IOPE0 |
| 33 | GND | 34 | GND |

2.7 JTAG Interface.

The TMS320LF2407 Evaluation Module is supplied with a 14 pin header interface, P5. This is the standard interface used by JTAG emulators to interface to Texas Instruments DSPs. The pinout for the connector is shown below:

| | | | | |
|----------|----|----|---------------------|---|
| TMS | 1 | 2 | TRST- | Header Dimensions Pin-to-Pin spacing, 0.100 in. (X,Y) Pin width, 0.025-in. square post Pin length, 0.235-in. nominal |
| TDI | 3 | 4 | GND | |
| PD (+5V) | 5 | 6 | no pin (key) | |
| TDO | 7 | 8 | GND | |
| TCK-RET | 9 | 10 | GND | |
| TCK | 11 | 12 | GND | |
| EMU0 | 13 | 14 | EMU1 | |

Figure 2-6, JTAG Connector Pinout

2.8 Logging Interface

The TMS320LF2407 has an on board SPI data logger interface which is compatible with the Spectrum Digital SPI515 emulator. This interface allows high speed data transfer logging using the LF2407's SPI port. The pin out for this connector is shown in the table below.


Table 6: Logging Interface

| Pin # | Signal | Pin # | Signal |
|-------|-------------|-------|--------|
| 1 | STE | 2 | GND |
| 3 | SPI Dataout | 4 | GND |
| 5 | SPICLK | 6 | GND |
| 7 | SPI Data In | 8 | GND |
| 9 | NC | 10 | GND |

To direct the SPI port to the data logging interface jumper JP4 needs to be set to the 2-3 position.

2.9 On-Chip Asynchronous Serial Port

The TMS320LF2407 DSP has an on-chip asynchronous serial port. This port is brought out to connector P6 on the EVM320LF2407. Connector P6 is a DB9 female connector. This RS232 connector allows the user to connect an external instrument or computer to the EVM320LF2407. This means data can be logged or commands given to the control algorithm. The user should refer to documentation on jumpers JP10, JP11, JP12, and JP14 prior to using this serial port. The pin positions for the P6 connector as viewed from the edge of the EVM320LF2407.



The pin numbers and their corresponding signals are shown in the table below:

Table 7: P6 RS232 Pinout

| Pin # | PC (female) | SD EVM |
|-------|-------------|------------------|
| 2 | Rx, input | Tx, output |
| 3 | Tx, output | Rx, input |
| 4 | DTR, output | Reset/CTS, input |
| 5 | GND | GND |
| 8 | CTS, input | RTS, output |

2.10 CAN Interface

The EVM320LF2407 has a CAN interface which provides an additional high speed serial interface. A 4 pin mini-DIN female connector, P7, is used to interface to the CAN bus. The pinouts for this connector are shown in the figure and table below. The CAN termination resistor is controlled by jumper JP12.




Table 8: CAN Connector Signals

| Pin # | Signal |
|-------|------------------|
| 1 | CANH |
| 2 | CANL |
| 3 | GND |
| 4 | 5 volt power out |

WARNING !

Pins 3 and 4 are used for powering the Optically Isolated CAN interface. Because +5 volts is present on pin 4 do **NOT** connect pins 3 and 4 in normal operation.

2.10.1 CAN Mating Plugs

A 4 pin mini-DIN male plug can be used to mate with the P7 connector. A source for these plugs is shown in the table below.

Table 9: CAN Mating Plugs

| Vendor | Part # |
|-----------------|---------|
| Digikey | CP-2040 |
| LZR Electronics | MD40 |


2.11 EVM320LF2407 Jumpers

The TMS320LF2407 EVM has 16 jumpers which determine how features on the EVM are utilized. The table below lists the jumpers and their function. The following sections describe the use of each jumper.

Table 10: EVM320LF2407 Jumpers


| Jumper # | Size | Function |
|----------|-------|---------------------------------|
| JP1 | 1 x 3 | CAN Termination Select |
| JP2 | 1 x 2 | CAN Input Select |
| JP3 | 1 x 3 | Serial RAM Write Protect Select |
| JP4 | 1 x 3 | SPI Port Routing Select |
| JP5 | 1 x 3 | Flash/Watchdog Select |
| JP6 | 1 x 3 | MP/MC Select |
| JP7 | 1 x 3 | Analog Power Select |
| JP8 | 1 x 3 | VREF HI Select |
| JP9 | 1 x 3 | VREF LO Select |
| JP10 | 1 x 3 | Host Reset Select |
| JP11 | 1 x 3 | BIO Hardware Handshaking |
| JP12 | 1 x 3 | SCI Receive Select |
| JP13 | 1 x 3 | Clock Input Select |
| JP14 | 1 x 3 | DTS/RTS Select |
| JP15 | 1 x 3 | SPI/SCI Bootloader Selection |
| JP16 | 1 x 3 | BOOTEN Select |

Each jumper on the TMS320LF2407 EVM is a 1x3 jumper. Each jumper must have the selection 1-2 or 2-3. The #2 pin is the center pin. The #1 pin has a square solder pad and can be seen from the solder side of the printed circuit board. This pin is usually marked with a '1' on the boards silkscreen. A top view of this type of jumper is shown below.



WARNING !
Unless noted otherwise, all jumpers must be installed in either the 1-2 or 2-3 position

The figure below shows the position of the jumpers on the LF2407 EVM.



2.11.1 Jumper JP1, Enable/Disable CAN Terminator

Jumper JP1 enables or disables the CAN termination resistor. Using position 2-3 enables the termination resistor. If position 1-2 is used the termination resistor is disabled. The table below shows the positions and their functions.

Table 11: Jumper JP1

| Position | Function |
|----------|------------------------------|
| 1-2 | Disable Termination Resistor |
| 2-3 | Enable Termination Resistor |

2.11.2 Jumper JP2, CAN Input Select

Jumper JP2 is used to select the source of the CANRX input signal. If position 1-2 is selected the CAN input signal is connected to the CAN receiver. Using position 2-3 allows the CANRX/IOPC7 connected to the expansion connector P4, pin 24 to be used as the signal source. The table below shows the positions and their functions.

Table 12: Jumper JP2

| Position | Function |
|----------|---------------------|
| 1-2 | CAN Connector, P7 |
| 2-3 | Expansion Connector |

2.11.3 Jumper JP3, Serial ROM Write Protect Select

The serial ROM can be write protected to prevent a spurious cycles from corrupting the contents of the serial ROM.

Jumper JP3 is used to select the protect/unprotect mode of the serial ROM. If position 1-2 is used the ROM is writable. Using position 2-3 write protects the ROM. The table below shows the positions and their functions.

Table 13: Jumper JP3

| Position | Function |
|----------|-----------------|
| 1-2 | Write enabled |
| 2-3 | Write protected |

2.11.4 Jumper JP4, SPI Port Routing Select

Jumper JP4 is used to select the routing of the SPI port. The SPI port can be routed to the Expansion connector/Serial ROM or to the P8 data logging connector. If position 2-3 is used the SPI is routed to the data logging connector. Using position 1-2 routes the SPI to the Expansion connector/Serial ROM. The table below shows the positions and their functions.

Table 14: Jumper JP4

| Position | Function |
|----------|--|
| 1-2 | SPI routed to expansion connector/serial ROM |
| 2-3 | SPI routed to P8 data logging connector |

2.11.5 Jumper JP5, Enable/Disable Flash Programming

Jumper JP5 is connected to the VCCP pin of the TMS320LF2407. On the LF2407 device this pin enables the programming of the internal flash memory. It also allows disabling the watchdog timer module. Refer to the LF2407 User's Guide for the programming sequence to disable the watchdog timer. The table below shows the positions and their functions.

Table 15: Jumper JP5

| Position | Function |
|----------|---------------------------|
| 1-2 | Disable Flash Programming |
| 2-3 | Enable Flash Programming |

2.11.6 Jumper JP6, MP/ $\overline{\text{MC}}$ - Enable/Disable Internal FLASH ROM

Jumper JP6 is connected to the MP/ $\overline{\text{MC}}$ pin on the TMS320LF2407. When the jumper is in position 1-2 the internal FLASH ROM is disabled. If the shorting plug is in the 2-3 position the internal memory is then enabled. The table below shows the positions and their functions.

Table 16: Jumper JP6

| Position | Function |
|----------|---|
| 1-2 | Internal ROM/FLASH disabled (microprocessor mode) |
| 2-3 | Internal ROM/FLASH enabled (microcomputer mode) |

2.11.7 Jumper JP7, Analog Power Supply Select

Jumper JP1 selects the source of the power for the analog logic on the EVM320LF2407. In the 1-2 position filtered digital power is used to power the analog logic on the EVM. If the 2-3 position is used, power to the analog section of the EVM is supplied via terminal block connector P2. The table below shows the positions and their functions.

Table 17: Jumper JP7

| Position | Function |
|----------|---|
| 1-2 | Selects digital power for analog logic |
| 2-3 | Selects connector P2 as analog power source |

2.11.8 Jumper JP8, VREFHI Select

Jumper JP8 is used to select the source for the VREFHI pin on the TMS320LF2407. Position 1-2 selects the VCCA power which is +3.3 volts. If position 2-3 is used trim pot R1 is used which allows a variable VREF High from 0-3.3 volts. The table below shows the positions and their functions.

Table 18: Jumper JP8

| Position | Function |
|----------|----------------------------|
| 1-2 | VCCA (+3.3V VrefH) |
| 2-3 | Trim Pot R1 (0-3.3V VrefH) |

2.11.9 Jumper JP9, VREFLO Select

Jumper JP9 is used to select the source for the VREFLO pin on the TMS320LF2407. Position 1-2 selects the Analog ground. If position 2-3 is used trim pot R2 is used. The table below shows the positions and their functions.

Table 19: Jumper JP9

| Position | Function |
|----------|----------------------------|
| 1-2 | Analog Ground (VrefL) |
| 2-3 | Trim Pot R2 (0-3.3V VrefL) |

2.11.10 Jumper JP10, Enable/Disable Host Reset via DTR-

Jumper JP10 allows the generation of system resets from the serial port P7. When position 2-3 is used this feature is enabled meaning the system is reset when pin 4 (DTR-) is pulled low. This feature is disabled when position 1-2 is used. The table below shows the positions and their functions.

Table 20: Jumper JP10

| Position | Function |
|----------|------------------------------------|
| 1-2 | Disabled |
| 2-3 | Reset from P4, pin4 (DTR-) enabled |

2.11.11 Jumper JP11, Enable/Disable RTS to BIO-/IOPC1

Jumper JP11 enables the serial port P6 RTS- to the DSP's BIO-/IOPC1 pin. Using position 1-2 disables this feature, while position 2-3 enables it. This is used when hardware handshaking is required on a serial port communication protocol.

Note:

If this feature is enabled (2-3) then you **must not** drive the BIO-/IOPC1 pin from the control connector P4

The table below shows the positions and their functions.

Table 21: Jumper JP11

| Position | Function |
|----------|--------------------------------|
| 1-2 | Disables P6 RTS- to BIO-/IOPC3 |
| 2-3 | Enables P6 RTS- to BIO-/IOPC3 |

2.11.12 Jumper JP12, Enable/Disable RXD to SCIRXD/IOPA1

Jumper JP12 enables the serial port P6 RXD to the DSP's SCIRXD/IOPA1 pin. If position 1-2 is selected this feature is enabled. Selecting position 2-3 disables this feature and the SCIRXD/IOPA1 pin is available on the expansion connector.

Note:

If this feature is enabled (1-2) then the SCIRXD/IO pin from the Control connector P4 is ignored.

The table below shows the positions and their functions.

Table 22: Jumper JP12

| Position | Function |
|----------|----------------------------------|
| 1-2 | Enables P6 RXD to DSP SCIRXD/IO |
| 2-3 | Disables P6 RXD to DSP SCIRXD/IO |

2.11.13 Jumper JP13, Oscillator Source Select

Jumper JP13 is used to select the source of the TMS320LF2407 Clockin. Jumper position 1-2 selects the onboard oscillator. If position 2-3 is used the clock is from pin 31 on the Control connector P4. The table below shows the positions and their functions.

Table 23: Jumper JP13

| Position | Function |
|----------|--|
| 1-2 | Selects Onboard Oscillator |
| 2-3 | Selects Pin 31 on Control connector P4 |

2.11.14 Jumper JP14, DTS/RTS Select

Jumper JP14 is used to select the DTS or RTS signal for interrupts to the DSP. If position 1-2 is selected the DTS signal is used to interrupt the DSP. Using position 2-3 allows the RTS signal to interrupt the DSP. The table below shows the positions and their functions.

Table 24: Jumper JP14

| Position | Function |
|----------|-----------------|
| 1-2 | DTS is selected |
| 2-3 | RTS is selected |

2.11.15 Jumper JP15, SPI/SCI Bootloader Select

The jumper JP15 allows the user to select the source of the on chip bootloader. The user can either select the SPI or SCI resource on the TMS320LF2407. Using position 1-2 selects the SPI as the bootloader source. The 2-3 position allows the SCI to be used as the source. The table below shows the positions and their functions.

Table 25: Jumper JP15

| Position | Function |
|----------|----------|
| 1-2 | Use SPI |
| 2-3 | Use SCI |

2.11.16 Jumper JP16, Booten Select

The EVM320LF2407 has the ability to load code from an external serial EEPROM via the on chip boot loader or the RS-232 serial link. To use the bootloader function the DSP must be in microcontroller mode (JP6). For serial ROM boot loading the SPI is routed to the serial ROM (JP4), and JP16 must be in the 2-3 position. JP15 should be set to SPI. For RS-232 boot loading JP4 is a “don’t care”. JP6 is again in microcontroller mode. JP15 is set to SCI. Using position 1-2 disables the on chip serial boot loader. The table below shows the positions and their functions.

Table 26: Jumper JP16

| Position | Function |
|----------|----------------------|
| 1-2 | Disable boot loading |
| 2-3 | Enables boot loading |

2.12 Status LEDs

The TMS320LF2407 EVM has three status light emitting diodes. Two of these are under software control. DS3 is ‘on’ when power is applied. These are shown in the table below.

Table 27: Status LEDs

| LED # | Color | Controlling Signal | On Signal State |
|-------|--------|--------------------|-----------------|
| DS1 | Red | W/R-/IOPC0 on DSP | 1 |
| DS2 | Yellow | BIO-/IOPC1 on DSP | 1 |
| DS3 | Green | Power On | N/A |

2.13 User Programmable LEDs

The EVM320LF2407 has four user programmable light emitting diodes. These LEDs are programmed by writing a binary values to address 0x000C in I/O space. The table below shows the values to turn on the LEDs.

Table 28: User Programmable LEDs

| LED # | Color | Controlling Value | On Signal State |
|-------|-------|-------------------|-----------------|
| DS4 | Red | 0x01 | 1 |
| DS5 | Red | 0x02 | 1 |
| DS6 | Red | 0x04 | 1 |
| DS7 | Red | 0x08 | 1 |

2.14 Resets

There are multiple resets for the TMS320LF2407 EVM. The first reset is the power on reset which is generated by the power regulator, U12. This device waits until power is within the specified voltage range before releasing the power on reset pin to the TMS320LF2407.

There is also a system reset RS- which is both input and output from the TMS320LF2407. Internal conditions such as a watchdog time-out will cause the RS- pin to go low. External sources such as the push button(SW1), Host reset pin 4 on P4, and pin 13 on the Control connector P4 can generate a reset condition.

2.15 Reset Switch

Switch SW1 is the user RESET switch. By momentarily depressing this switch the \overline{RS} signal is asserted to the TMS320LF2407 DSP.

2.16 User Readable Switches

The EVM320LF2407 has four a position DIP switch, SW2. Each position can be manually set by the user and read by the DSP. This switch can be read from I/O location 0x0008. A position on the “ON” position will read as a “1”. The table below shows the values read for the respective positions.

Table 29: User Programmable LEDs

| Position | Value Read | Switch State |
|----------|------------|--------------|
| 1 | 0x01 | On |
| 2 | 0x02 | On |
| 3 | 0x04 | On |
| 4 | 0x08 | On |

2.17 ON/OFF Switch

Switch SW3 controls both the analog and digital power. Flipping this switch to the “ON” position powers up the EVM.

2.18 Test Points

Two test points are provided on the TMS320LF2407 EVM. They are connected to the GND, and analog ground planes. These are used for connecting test instrument's ground probes. The table below shows the test points and their signals.

Table 30: Test Points

| Test Point # | Signal |
|---------------------|---------------|
| TP1 | GND |
| TP2 | Analog Ground |

