首页 | 最新需求 | 最新现货 | IC库存 | 供应商 | IC英文资料库 | IC中文资料库 | IC价格 | 电路图 | 应用资料 | 技术资料
 IC型号:
您现在的位置:首页 >  IC英文资料库 进入手机版 
 
资料编号:137967
 
资料名称:TMS320VC5409APGE16
 
文件大小: 903.77K
   
说明
 
介绍:
Fixed-PointDigital Signal Processor
 
 


: 点此下载
  浏览型号TMS320VC5409APGE16的Datasheet PDF文件第10页
10
浏览型号TMS320VC5409APGE16的Datasheet PDF文件第11页
11
浏览型号TMS320VC5409APGE16的Datasheet PDF文件第12页
12
浏览型号TMS320VC5409APGE16的Datasheet PDF文件第13页
13

14
浏览型号TMS320VC5409APGE16的Datasheet PDF文件第15页
15
浏览型号TMS320VC5409APGE16的Datasheet PDF文件第16页
16
浏览型号TMS320VC5409APGE16的Datasheet PDF文件第17页
17
浏览型号TMS320VC5409APGE16的Datasheet PDF文件第18页
18
 
本平台电子爱好着纯手工中文简译:截至2020/5/17日,支持英文词汇500个
www.德州仪器.com
TMS320VC5409A
fixed-pointdigitalsignalprocessor
SPRS140F–NOVEMBER2000–REVISEDJANUARY2005
table2-2.signaldescriptions(持续)
终端
i/o
(1)
描述
名字
微处理器/microcomputermodeselect.ifactivelowatreset,microcomputermodeisselected,和
theinternalprogramromismappedintotheupper16kwordsofprogrammemoryspace.ifthepinis
mp/mcidrivenhighduringreset,microprocessormodeisselected,andtheon-chipromisremovedfromprogram
空间.thispinisonlysampledatreset,andthemp/mcbitoftheprocessormodestatus(pmst)寄存器
canoverridethemodethatisselectedatreset.
MULTIPROCESSINGSIGNALS
branchcontrol.abranchcanbeconditionallyexecutedwhenbioisactive.iflow,theprocessorexecutes
BIO
(2)
itheconditionalinstruction.thebioconditionissampledduringthedecodephaseofthepipelineforthe
xcinstruction,andallotherinstructionssamplebioduringthereadphaseofthepipeline.
externalflagoutput(latchedsoftware-programmablesignal).xfissethighbythessbxxfinstruction,设置
lowbyrsbxxfinstructionorbyloadingst1.xfisusedforsignalingotherprocessorsinmultiprocessor
xfo/z
configurationsorusedasageneral-purposeoutputpin.xfgoesintothehigh-impedancestatewhenoff
islow,andissethighatreset.
MEMORYCONTROLSIGNALS
数据,程序,andi/ospaceselectsignals.ds,ps,andisarealwayshighunlessdrivenlowfor
DS
communicatingtoaparticularexternalspace.activeperiodcorrespondstovalidaddressinformation.ds,
pso/z
ps,andisareplacedintothehigh-impedancestateintheholdmode;thesesignalsalsogointothe
高-impedancestatewhenoffislow.
memorystrobesignal.mstrbisalwayshighunlesslow-levelassertedtoindicateanexternalbusaccess
mstrbo/ztodataorprogrammemory.mstrbisplacedinthehigh-impedancestateintheholdmode;italsogoes
intothehigh-impedancestatewhenoffislow.
dataready.readyindicatesthatanexternaldeviceispreparedforabustransactiontobecompleted.如果
thedeviceisnotready(readyislow),theprocessorwaitsonecycleandchecksreadyagain.notethat
READYI
theprocessorperformsreadydetectionifatleasttwosoftwarewaitstatesareprogrammed.theready
signalisnotsampleduntilthecompletionofthesoftwarewaitstates.
读/writesignal.r/windicatestransferdirectionduringcommunicationtoanexternaldevice.r/wis
normallyinthereadmode(高),unlessitisassertedlowwhenthedspperformsawriteoperation.r/w
r/wo/z
isplacedinthehigh-impedancestateintheholdmode;anditalsogoesintothehigh-impedancestate
whenoffislow.
i/ostrobesignal.iostrbisalwayshighunlesslow-levelassertedtoindicateanexternalbusaccesstoan
iostrbo/zi/odevice.iostrbisplacedinthehigh-impedancestateintheholdmode;italsogoesintothe
高-impedancestatewhenoffislow.
holdinput.holdisassertedtorequestcontroloftheaddress,数据,andcontrollines.当
HOLDI
acknowledgedbythe5409a,theselinesgointothehigh-impedancestate.
holdacknowledge.holdaindicatestotheexternalcircuitrythattheprocessorisinaholdstateandthat
holdao/ztheaddress,数据,andcontrollinesareinthehigh-impedancestate,allowingthemtobeavailabletothe
externalcircuitry.holdaalsogoesintothehigh-impedancestatewhenoffislow.
microstatecomplete.mscindicatescompletionofallsoftwarewaitstates.whentwoormoresoftwarewait
statesareenabled,themscpingoesactiveatthebeginningofthefirstsoftwarewaitstateandgoes
msco/zinactivehighatthebeginningofthelastsoftwarewaitstate.ifconnectedtothereadyinput,mscforces
oneexternalwaitstateafterthelastinternalwaitstateiscompleted.mscalsogoesintothe
高-impedancestatewhenoffislow.
instructionacquisitionsignal.iaqisasserted(activelow)whenthereisaninstructionaddressonthe
iaqo/z
addressbusandgoesintothehigh-impedancestatewhenoffislow.
振荡器/timersignals
clockoutputsignal.clkoutcanrepresentthemachine-cyclerateofthecpudividedby1,2,3,or4as
clkouto/zconfiguredinthebank-switchingcontrolregister(bscr).followingreset,clkoutrepresentsthe
机器-cycleratedividedby4.
clockmodeselectsignals.clkmd1-clkmd3allowtheselectionandconfigurationofdifferentclock
CLKMD1
(2)
modessuchascrystal,externalclock,andpllmode.theexternalclkmd1-clkmd3pinsaresampled
CLKMD2
(2)
I
todeterminethedesiredclockgenerationmodewhilersislow.followingreset,theclockgeneration
CLKMD3
(2)
modecanbereconfiguredbywritingtotheinternalclockmoderegisterinsoftware.
时钟/oscillatorinput.iftheinternaloscillatorisnotbeingused,x2/clkinfunctionsastheclockinput.
x2/clkin
(2)
I
(thisisrevisiondepended,seesectionsection3.10foradditionalinformation.)
outputpinfromtheinternaloscillatorforthecrystal.iftheinternaloscillatorisnotused,x1shouldbeleft
x1ounconnected.x1doesnotgointothehigh-impedancestatewhenoffislow.(thisisrevisiondepended,
seesectionsection3.10foradditionalinformation.)
timeroutput.toutsignalsapulsewhentheon-chiptimercountsdownpastzero.thepulseisone
touto/z
clkoutcyclewide.toutalsogoesintothehigh-impedancestatewhenoffislow.
14
介绍
资料评论区:
点击回复标题作者最后回复时间

标 题:
内 容:
用户名:
手机号:    (*未登录用户需填写手机号,手机号不公开,可用于网站积分.)
      
关于我们 | 联系我们
电    话13410210660             QQ : 84325569   点击这里与集成电路资料查询网联系
联系方式: E-mail:CaiZH01@163.com