Bank
号码
vref bank 管脚 名字/函数 optional 函数(s) 配置
函数
F484 B672 F672 F780 dqs 为 x16 dqs 为 x32
DIFFIO
速 (1)
管脚 信息 为 这 stratix™ ep1s20 设备, ver 3.6
(便条 2)
B8 VREF2B8 IO DQ5B2 AD16
B8 VREF2B8 IO nCS T14 Y11 Y11 Y18
B8 VREF2B8 IO DQ5B1 AF16
B8 VREF2B8 IO DQ5B0 AE16
B8 VREF2B8 IO Y20
B8 VREF2B8 IO AC22
B8 VREF2B8 IO AC20
B8 VREF2B8 IO N13 AD11 AD11 AB18
B8 VREF2B8 IO CS P13 AA11 AA11 AA18
B8 VREF2B8 IO V18
B8 VREF2B8 IO W18
B8 VREF2B8 VREF2B8 R14 W11 W11 AH18
B8 VREF2B8 IO CLK5n W13 AD12 AD12 Y17
B8 VREF2B8 CLK5p V13 AC12 AC12 AA17
B8 VREF2B8 IO CLK4n Y14 AF12 AF12 AB17
B8 VREF2B8 CLK4p AA14 AE12 AE12 AC17
B8 VREF2B8 pll_ena pll_ena R13 W12 W12 AC18
B8 VREF2B8 MSEL0 MSEL0 T13 Y12 Y12 AC16
B8 VREF2B8 MSEL1 MSEL1 P12 Y13 Y13 W17
B8 VREF2B8 MSEL2 MSEL2 R12 W13 W13 AB15
B12 VREF2B8 IO pll6_out3n Y16
B12 VREF2B8 IO pll6_out3p W16
B12 VREF2B8 IO pll6_out2n AG15
B12 VREF2B8 IO pll6_out2p AF15
B11 VREF2B8 IO pll6_fbn Y12 AB12 AB12 AA15
B11 VREF2B8 IO pll6_fbp W12 AA12 AA12 AA14
B11 VREF2B8 IO pll6_out1n AB12 AB14 AB14 W15
B11 VREF2B8 IO pll6_out1p AA12 AA14 AA14 W14
B11 VREF2B8 IO pll6_out0n Y13 AB13 AB13 AE15
B11 VREF2B8 IO pll6_out0p AA13 AA13 AA13 AD15
pt-ep1s20-3.6
版权 © 2006 altera corp.
管脚 列表
页 8 的 41